



Power MOSFET



PRODUCT SUMMARY				
V _{DS} (V)	500			
$R_{DS(on)}(\Omega)$	V _{GS} = 10 V	0.52		
Q _g max. (nC)	52			
Q _{gs} (nC)	13			
Q _{gd} (nC)	18			
Configuration	Single			

FEATURES





Improved gate, avalanche, and dynamic dV/dt ruggedness

RoHS³

 Fully characterized capacitance and avalanche voltage and current

 Material categorization: for definitions of compliance please see www.vishav.com/doc?99912

Note

This datasheet provides information about parts that are RoHS-compliant and / or parts that are non RoHS-compliant. For example, parts with lead (Pb) terminations are not RoHS-compliant. Please see the information / tables in this datasheet for details

APPLICATIONS

- Switch mode power supply (SMPS)
- Uninterruptible power supply
- High speed power switching

APPLICABLE OFF LINE SMPS TOPOLOGIES

- Two transistor forward
- Half and full bridge
- · Power factor correction boost

ORDERING INFORMATION				
Package	TO-220			
Lead (Pb)-free	IRFB11N50APbF			
Lead (Pb)-free and halogen-free	IRFB11N50APbF-BE3			

ABSOLUTE MAXIMUM RATINGS (T_C	= 25 °C, unl	ess otherwis	se noted)			
PARAMETER			SYMBOL	LIMIT	UNIT	
Drain-source voltage			V _{DS}	500	V	
Gate-source voltage			V_{GS}	± 30		
Continuous drain current	V _{GS} at 10 V	T _C = 25 °C		11	А	
		$T_C = 25 ^{\circ}C$ $T_C = 100 ^{\circ}C$	I _D	7.0		
Pulsed drain current ^a			I _{DM}	44	1	
Linear derating factor				1.3	W/°C	
Single pulse avalanche energy ^b			E _{AS}	275	mJ	
Repetitive avalanche current a			I _{AR}	11	А	
Repetitive avalanche energy ^a			E _{AR}	17	mJ	
Maximum power dissipation	$T_C = 1$	25 °C	P_{D}	170	W	
Peak diode recovery dV/dt ^c			dV/dt	6.9	V/ns	
Operating junction and storage temperature range			T _J , T _{stg}	-55 to +150	°C	
Soldering recommendations (peak temperature) ^d	For 10 s			300	7	
Maunting towns	6-32 or M3 screw			10	lbf ⋅ in	
Mounting torque				1.1	N⋅m	

Notes

- a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11)
- b. Starting T_J = 25 °C, L = 4.5 mH, R_G = 25 Ω , I_{AS} = 11 A (see fig. 12)
- c. $I_{SD} \leq 11$ A, $dI/dt \leq 140$ A/µs, $V_{DD} \leq V_{DS}, T_J \leq 150$ °C
- d. 1.6 mm from case



www.vishay.com

Vishay Siliconix

THERMAL RESISTANCE					
PARAMETER	SYMBOL	TYP.	MAX.	UNIT	
Maximum junction-to-ambient	R _{thJA}	-	62		
Case-to-sink, flat, greased surface	R _{thCS}	0.50	-	°C/W	
Maximum junction-to-case (drain)	R_{thJC}	-	0.75		

PARAMETER	SYMBOL	TES	MIN.	TYP.	MAX.	UNIT	
Static							
Drain-source breakdown voltage	V _{DS}	V _{GS}	500	-	-	V	
Gate-source threshold voltage	V _{GS(th)}	V _{DS} =	= V _{GS} , I _D = 250 μA	2.0	-	4.0	V
Gate-source leakage	I _{GSS}		V _{GS} = ± 30 V		-	± 100	nA
Zone mate veltage due in account		V _{DS} = 500 V, V _{GS} = 0 V		-	-	25	μА
Zero gate voltage drain current	I _{DSS}	V _{DS} = 400 \	V _{DS} = 400 V, V _{GS} = 0 V, T _J = 150 °C		-	250	
Drain-source on-state resistance	R _{DS(on)}	V _{GS} = 10 V	I _D = 6.6 A ^b	-	-	0.52	Ω
Forward transconductance	9 _{fs}	V _{DS}	= 50 V, I _D = 6.6 A	6.1	-	-	S
Dynamic							
Input capacitance	C _{iss}	$V_{GS} = 0 \text{ V},$ $V_{DS} = 25 \text{ V},$ $f = 1.0 \text{ MHz, see fig. 5}$		-	1423	-	-
Output capacitance	C _{oss}			-	208	-	
Reverse transfer capacitance	C _{rss}			-	8.1	-	
Output capacitance	C _{oss}		$V_{DS} = 1.0 \text{ V}, f = 1.0 \text{ MHz}$	-	2000	-	pF
		$V_{GS} = 0 V$	V _{DS} = 400 V, f = 1.0 MHz	-	55	-	
Effective output capacitance	C _{oss} eff.	1	V _{DS} = 0 V to 400 V	-	97	-	
Total gate charge	Qg			-	-	52	
Gate-source charge	Q_{gs}	V _{GS} = 10 V	$V_{GS} = 10 \text{ V}$ $I_{D} = 11 \text{ A}, V_{DS} = 400 \text{ V}$ see fig. 6 and 13 b			13	nC
Gate-drain charge	Q_{gd}	1	occ lig. o and ro	-	-	18] '
Turn-on delay time	t _{d(on)}				14	-	- ns
Rise time	t _r	$V_{DD} = 250 \text{ V}, I_{D} = 11 \text{ A}$ $R_{G} = 9.1 \Omega, R_{D} = 22 \Omega, \text{ see fig. } 10^{\text{ b}}$		-	35	-	
Turn-off delay time	t _{d(off)}			-	32	-	
Fall time	t _f	1			28	-	
Gate input resistance	R _g	f = 1 MHz, open drain		0.5	-	3.2	Ω
Drain-Source Body Diode Characteristi	cs						
Continuous source-drain diode current	I _S	MOSFET symbol showing the integral reverse p - n junction diode		-	-	11	- A
Pulsed diode forward current ^a	I _{SM}			-	-	44] ~
Body diode voltage	V_{SD}	$T_{J} = 25 ^{\circ}\text{C}, I_{S} = 11 \text{A}, V_{GS} = 0 \text{V}^{ \text{b}}$		-	-	1.5	V
Body diode reverse recovery time	t _{rr}	- T _J = 25 °C, I _F = 11 A, dl/dt = 100 A/μs b		-	510	770	ns
Body diode reverse recovery charge	Q _{rr}			-	3.4	5.1	μC
Forward turn-on time	t _{on}	Intrinsic turn-on time is negligible (turn-on is dominated by L _S and L _D					L _D)

Notes

- a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11) b. Pulse width \leq 300 $\mu s;$ duty cycle \leq 2 %
- c. C_{oss} effective is a fixed capacitance that gives the same charging time as C_{oss} while V_{DS} is rising from 0 % to 80 % V_{DS}



TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Fig. 1 - Typical Output Characteristics




Fig. 2 - Typical Output Characteristics




Fig. 3 - Typical Transfer Characteristics




Fig. 4 - Normalized On-Resistance vs. Temperature




Fig. 5 - Typical Capacitance vs. Drain-to-Source Voltage




Fig. 6 - Typical Gate Charge vs. Gate-to-Source Voltage

ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT www.vishav.com/doc?91000






Fig. 7 - Typical Source-Drain Diode Forward Voltage




Fig. 8 - Maximum Safe Operating Area




Fig. 9 - Maximum Drain Current vs. Case Temperature




Fig. 10a - Switching Time Test Circuit




Fig. 10b - Switching Time Waveforms






Fig. 11 - Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig. 12a - Unclamped Inductive Test Circuit




Fig. 12b - Unclamped Inductive Waveforms




Fig. 12c - Maximum Avalanche Energy vs. Drain Current




Fig. 12d - Typical Drain-to-Source Voltage vs. Avalanche Current






Fig. 13a - Basic Gate Charge Waveform





Fig. 13b - Gate Charge Test Circuit

Peak Diode Recovery dV/dt Test Circuit






Fig. 14 - For N-Channel

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see http://www.vishay.com/ppg?91094.



Legal Disclaimer Notice

Vishay

Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Hyperlinks included in this datasheet may direct users to third-party websites. These links are provided as a convenience and for informational purposes only. Inclusion of these hyperlinks does not constitute an endorsement or an approval by Vishay of any of the products, services or opinions of the corporation, organization or individual associated with the third-party website. Vishay disclaims any and all liability and bears no responsibility for the accuracy, legality or content of the third-party website or for that of subsequent links.

Vishay products are not designed for use in life-saving or life-sustaining applications or any application in which the failure of the Vishay product could result in personal injury or death unless specifically qualified in writing by Vishay. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.