





TL071, TL071A, TL071B, TL071H TL072, TL072A, TL072B, TL072H, TL072M TL074, TL074A, TL074B, TL074H, TL074M SLOS080V - SEPTEMBER 1978 - REVISED APRIL 2023



TL07xx Low-Noise FET-Input Operational Amplifiers

1 Features

High slew rate: 20 V/µs (TL07xH, typ)

Low offset voltage: 1 mV (TL07xH, typ)

Low offset voltage drift: 2 µV/°C

Low power consumption: 940 µA/ch (TL07xH, typ)

Wide common-mode and differential voltage ranges

 Common-mode input voltage range includes V_{CC+}

Low input bias and offset currents

Low noise:

 $V_n = 18 \text{ nV}/\sqrt{\text{Hz}}$ (typ) at f = 1 kHz

Output short-circuit protection

Low total harmonic distortion: 0.003% (typ)

Wide supply voltage: ±2.25 V to ±20 V, 4.5 V to 40 V

2 Applications

Solar energy: string and central inverter

Motor drives: AC and servo drive control and power stage modules

Single phase online UPS

Three phase UPS

Pro audio mixers

Battery test equipment


3 Description


The TL07xH (TL071H, TL072H, and TL074H) family of devices are the next-generation versions of the industry-standard TL07x (TL071, TL072, and TL074) devices. These devices provide outstanding value for cost-sensitive applications, with features including low offset (1 mV, typical), high slew rate (20 V/µs), and common-mode input to the positive supply. High ESD (1.5 kV, HBM), integrated EMI and RF filters, and operation across the full -40°C to 125°C enable the TL07xH devices to be used in the most rugged and demanding applications.

Package Information

| PART NUMBER ⁽¹⁾ | PACKAGE | BODY SIZE (NOM) |
|----------------------------|------------------|--------------------|
| | P (PDIP, 8) | 9.59 mm × 6.35 mm |
| | DCK (SC70, 5) | 2.00 mm × 1.25 mm |
| TL071x | PS (SO, 8) | 6.20 mm × 5.30 mm |
| | D (SOIC, 8) | 4.90 mm × 3.90 mm |
| | DBV (SOT-23, 5) | 1.60 mm × 1.20 mm |
| | P (PDIP, 8) | 9.59 mm × 6.35 mm |
| | PS (SO, 8) | 6.20 mm × 5.30 mm |
| TL072x | D (SOIC, 8) | 4.90 mm × 3.90 mm |
| | P (SOT-23, 8) | 2.90 mm × 1.60 mm |
| | PW (TSSOP, 8) | 4.40 mm × 3.00 mm |
| | JG (CDIP , 8) | 9.59 mm × 6.67 mm |
| TL072M | W (CFP, 10) | 6.12 mm × 3.56 mm |
| | FK (LCCC, 20) | 8.89 mm × 8.89 mm |
| | N (PDIP, 14) | 19.30 mm × 6.35 mm |
| | NS (SO, 14) | 10.30 mm × 5.30 mm |
| TL074x | D (SOIC, 14) | 8.65 mm × 3.91 mm |
| 16074X | DYY (SOT-23, 14) | 4.20 mm × 2.00 mm |
| | DB (SSOP, 14) | 6.20 mm × 5.30 mm |
| | PW (TSSOP, 14) | 5.00 mm × 4.40 mm |
| | J (CDIP, 14) | 19.56 mm × 6.92 mm |
| TL074M | W (CFP, 14) | 9.21 mm × 6.29 mm |
| | FK (LCCC, 20) | 8.89 mm × 8.89 mm |

For all available packages, see the orderable addendum at the end of the data sheet.





Copyright © 2017, Texas Instruments Incorporated

Logic Symbols

1 Features......1



8 Detailed Description.....32

Table of Contents

| 4 Revision History | 1 | 8.2 Functional Block Diagram | |
|---|--|--|-------------------------------------|
| | | 8.3 Feature Description | |
| 5 Pin Configuration and Functions | | 8.4 Device Functional Modes | |
| 6 Specifications | | 9 Application and Implementation | |
| | | 9.1 Application Information | |
| 6.2 ESD Ratings | | 9.2 Typical Application9.3 Unity Gain Buffer | |
| 6.3 Recommended Operating Conditions | | | |
| 6.4 Thermal Information for Single Channel 6.5 Thermal Information for Dual Channel | | 9.4 System Examples | |
| 6.6 Thermal Information for Quad Channel | | 9.5 Power Supply Recommendations | |
| | | 9.6 Layout | |
| 6.7 Electrical Characteristics: TL07xH | 15 | 10 Device and Documentation Support | |
| 6.8 Electrical Characteristics (DC): TL07xC, TL07xAC, TL07xBC, TL07xI, TL07xM | 17 | 10.1 Receiving Notification of Documentation 10.2 Support Resources | |
| 6.9 Electrical Characteristics (AC): TL07xC, | 17 | 10.3 Trademarks | |
| TL07xAC, TL07xBC, TL07xI, TL07xM | 10 | 10.4 Electrostatic Discharge Caution | |
| 6.10 Typical Characteristics: TL07xH | | | |
| 6.11 Typical Characteristics: All Devices Excep | | 10.5 Glossary 11 Mechanical, Packaging, and Orderable | 30 |
| TL07xH | | Information | 20 |
| 7 Parameter Measurement Information | | information | |
| 4 Revision History NOTE: Page numbers for previous revisions | s may differ f | rom page numbers in the current version. | |
| Changes from Revision U (December 202 | 22) to Revisi | on V (April 2023) | Page |
| Updated Overview, Functional Block Dia | <i>gram</i> , and <i>F</i> | eature Description sections | 32 |
| Changes from Revision T (December 202 | | • | Page |
| | | Recommended Operating Conditions, and T | |
| | | specifications | 12 |
| | | TI 07 0 TI 07 40 TI 07 D0 TI 07 I | |
| · Changed Electrical Characteristics table | s by merging | g TLO/XC, TLO/XAC, TLO/XBC, TLO/XI, and | |
| <u> </u> | | g ILU/xC, ILU/xAC, ILU/xBC, ILU/xI, and | |
| TL07xM specifications | | | 17 |
| TL07xM specifications • Changed gain bandwidth value of all nor | -NS/non-PS | packages and non-TL07xM devices from 3 | 17 MHz to 5.25 |
| TL07xM specifications • Changed gain bandwidth value of all nor MHz | n-NS/non-PS | packages and non-TL07xM devices from 3 | 17 MHz to 5.25 17 |
| TL07xM specifications Changed gain bandwidth value of all nor MHz Changed TL07xC, TL07xAC, TL07xBC, | n-NS/non-PS | packages and non-TL07xM devices from 3 TL07xM <i>Switching Characteristics</i> tables by | 17 MHz to 5.25 17 renaming |
| TL07xM specifications | n-NS/non-PS | packages and non-TL07xM devices from 3 TL07xM <i>Switching Characteristics</i> tables by | 17 MHz to 5.2517 renaming19 |
| TL07xM specifications | n-NS/non-PS TL07xI, and kHz for all r | packages and non-TL07xM devices from 3 TL07xM <i>Switching Characteristics</i> tables by non-PS/non-NS packages and all non-TL07x | |
| TL07xM specifications | TL07xI, and | packages and non-TL07xM devices from 3 TL07xM <i>Switching Characteristics</i> tables by non-PS/non-NS packages and all non-TL07x | |
| TL07xM specifications | TL07xI, and | packages and non-TL07xM devices from 3 TL07xM <i>Switching Characteristics</i> tables by non-PS/non-NS packages and all non-TL07x | |
| TL07xM specifications | TL07xI, and kHz for all r | packages and non-TL07xM devices from 3 TL07xM <i>Switching Characteristics</i> tables by non-PS/non-NS packages and all non-TL07x and all non-TL07xM devices to 0.00012% | |
| TL07xM specifications | TL07xI, and kHz for all r | packages and non-TL07xM devices from 3 TL07xM <i>Switching Characteristics</i> tables by non-PS/non-NS packages and all non-TL07x and all non-TL07xM devices to 0.00012% | |
| TL07xM specifications | TL07xI, and kHz for all r packages ar Revision T (| packages and non-TL07xM devices from 3 TL07xM Switching Characteristics tables by non-PS/non-NS packages and all non-TL07x and all non-TL07xM devices to 0.00012% December 2021) igurations and Functions section | |
| TL07xM specifications | TL07xI, and kHz for all r packages ar Revision T (| packages and non-TL07xM devices from 3 TL07xM Switching Characteristics tables by non-PS/non-NS packages and all non-TL07x and all non-TL07xM devices to 0.00012% December 2021) igurations and Functions section | |
| TL07xM specifications | TL07xI, and kHz for all r packages ar Revision T (in Pin Confi | packages and non-TL07xM devices from 3 TL07xM Switching Characteristics tables by non-PS/non-NS packages and all non-TL07x and all non-TL07xM devices to 0.00012% December 2021) igurations and Functions section | |
| TL07xM specifications | TL07xI, and kHz for all r packages ar Revision T (in Pin Confi | packages and non-TL07xM devices from 3 TL07xM Switching Characteristics tables by non-PS/non-NS packages and all non-TL07x and all non-TL07xM devices to 0.00012% December 2021) igurations and Functions section (July 2021) 3 (5) and SC70 (5) packages throughout the | |
| TL07xM specifications | TL07xI, and KHz for all r packages ar Revision T (in Pin Confi | packages and non-TL07xM devices from 3 TL07xM Switching Characteristics tables by non-PS/non-NS packages and all non-TL07x and all non-TL07xM devices to 0.00012% December 2021) igurations and Functions section (July 2021) 3 (5) and SC70 (5) packages throughout the | |
| TL07xM specifications | TL07xI, and KHz for all r packages ar Revision T (in Pin Confi | packages and non-TL07xM devices from 3 TL07xM Switching Characteristics tables by non-PS/non-NS packages and all non-TL07x and all non-TL07xM devices to 0.00012% December 2021) igurations and Functions section (July 2021) 3 (5) and SC70 (5) packages throughout the | 17 MHz to 5.25 |

www.ti.com

| • | Added ESD information for TL072H | 12 |
|----------|---|------|
| • | Added I _Q spec for TL072H | 15 |
| | | |
| | | _ |
| C | hanges from Revision P (November 2020) to Revision Q (June 2021) | |
| • | Deleted VSSOP (8) package from the <i>Device Information</i> section | |
| • | Added DBV, DCK, and D Package,s to TL071H in Pin Configuration and Functions section | |
| • | Deleted DGK Package, from TL072x in <i>Pin Configuration and Functions</i> section | |
| • | Deleted tables with duplicate information from the <i>Specifications</i> section | |
| • | Added D, DCK, and DBV package thermal information in Thermal Information for Single Channel: TI section | |
| • | Added D, DDF, and PW package thermal information in Thermal Information for Dual Channel: TL072 section | 2H |
| | Added I _B and I _{OS} specification for single channel DCK and DBV package | |
| | Added I _Q spec for TL071H | |
| | Deleted Related Links section from the Device and Documentation Support section | |
| | Boloted Molated Elime cocaeli from the Boliloo and Boodinemation Capport cocaeli | |
| _ | hanne fran Barisian O (Ostahan 2000) ta Barisian B (Nasanahan 2000) | D |
| <u>C</u> | hanges from Revision O (October 2020) to Revision P (November 2020) | Page |
| • | Added SOIC and TSSOP package thermal information in <i>Thermal Information for Quad Channel: TL</i> | |
| | section | |
| _ | Added Typical Characteristics. TEOTXH Section in Specifications Section | 20 |
| С | hanges from Revision N (July 2017) to Revision O (October 2020) | Page |
| • | Updated the numbering format for tables, figures, and cross-references throughout the document | |
| • | Features of TL07xH added to the <i>Features</i> section | |
| • | Added link to applications in the Applications section | |
| • | Added TL07xH in the Description section | |
| • | Added TL07xH device in the <i>Device Information</i> section | |
| • | Added SOT-23 (14), VSSOP (8), SOT-23 (8), SC70 (5), and SOT-23 (5) packages to the Device Infor | |
| | section | |
| • | Added TSSOP, VSSOP and DDF Package,s to TL072x in Pin Configuration and Functions section | 5 |
| • | Added DYY Package, to TL074x in Pin Configuration and Functions section | |
| • | Removed Table of Graphs from the Typical Characteistics section | |
| • | Deleted reference to obsolete documentation in Layout Guidelines section | |
| • | Removed Related Documentation section | 38 |
| _ | | |
| С | hanges from Revision M (February 2014) to Revision N (July 2017) | Page |
| • | Updated data sheet text to latest documentation and translation standards | |
| • | Added TL072M and TL074M devices to data sheet | 1 |
| • | Rewrote text in <i>Description</i> section | |
| • | Changed TL07x 8-pin PDIP package to 8-pin CDIP package in Device Information table | |
| • | Deleted 20-pin LCCC package from Device Information table | |
| • | Added 2017 copyright statement to front page schematic | |
| • | Deleted TL071x FK (LCCC) pinout drawing and pinout table in Pin Configurations and Functions sect | |
| • | Updated pinout diagrams and pinout tables in Pin Configurations and Functions section | |
| • | Added Figure 6-59 to Typical Characteristics section | |
| • | Added second <i>Typical Application</i> section application curves | |
| • | Changed document references in Layout Guidelines section | |
| | • | |



Changes from Revision L (February 2014) to Revision M (February 2014)

Page

V+

OUT



5 Pin Configuration and Functions




Figure 5-1. TL071H DBV Package, 5-Pin SOT-23 (Top View)

Figure 5-2. TL071H DCK Package, 5-Pin SC70 (Top View)




Figure 5-3. TL071H D Package, 8-Pin SOIC (Top View)

Table 5-1. Pin Functions: TL071H

| | Р | IN | | I/O | DESCRIPTION |
|------|-----|-----|---|-----|--------------------|
| NAME | DBV | DCK | D | 1/0 | DESCRIPTION |
| IN- | 4 | 3 | 2 | I | Inverting input |
| IN+ | 3 | 1 | 3 | I | Noninverting input |
| NC | _ | _ | 8 | _ | Do not connect |
| NC | _ | _ | 1 | _ | Do not connect |
| NC | _ | _ | 5 | _ | Do not connect |
| OUT | 1 | 4 | 6 | 0 | Output |
| VCC- | 2 | 2 | 4 | _ | Power supply |
| VCC+ | 5 | 5 | 7 | _ | Power supply |




Figure 5-4. TL071x D, P, and PS Package, 8-Pin SOIC, PDIP, and SO (Top View)

Table 5-2. Pin Functions: TL071x

| P | IN | I/O | DESCRIPTION |
|-----------|-----|-----|-------------------------|
| NAME | NO. | 1/0 | DESCRIPTION |
| IN- | 2 | I | Inverting input |
| IN+ | 3 | I | Noninverting input |
| NC | 8 | _ | Do not connect |
| OFFSET N1 | 1 | _ | Input offset adjustment |
| OFFSET N2 | 5 | _ | Input offset adjustment |
| OUT | 6 | 0 | Output |
| VCC- | 4 | _ | Power supply |
| VCC+ | 7 | _ | Power supply |




Figure 5-5. TL072x D, DDF, JG, P, PS, and PW Package, 8-Pin SOIC, SOT-23, CDIP, PDIP, SO, and TSSOP (Top View)

Table 5-3. Pin Functions: TL072x

| | PIN | 1/0 | DESCRIPTION |
|------|-----|-------|--------------------|
| NAME | NO. | - I/O | DESCRIPTION |
| 1IN- | 2 | I | Inverting input |
| 1IN+ | 3 | I | Noninverting input |
| 10UT | 1 | 0 | Output |
| 2IN- | 6 | I | Inverting input |
| 2IN+ | 5 | I | Noninverting input |
| 2OUT | 7 | 0 | Output |
| VCC- | 4 | _ | Power supply |
| VCC+ | 8 | _ | Power supply |




Figure 5-6. TL072x U Package, 10-Pin CFP (Top View)

Table 5-4. Pin Functions: TL072x

| | PIN | I/O | DESCRIPTION |
|------|-------|-----|--------------------|
| NAME | NO. | 1/0 | DESCRIPTION |
| 1IN- | 3 | I | Inverting input |
| 1IN+ | 4 | I | Noninverting input |
| 10UT | 2 | 0 | Output |
| 2IN- | 7 | I | Inverting input |
| 2IN+ | 6 | I | Noninverting input |
| 2OUT | 8 | 0 | Output |
| NC | 1, 10 | _ | Do not connect |
| VCC- | 5 | _ | Power supply |
| VCC+ | 9 | _ | Power supply |




Figure 5-7. TL072 FK Package, 20-Pin LCCC (Top View)

Table 5-5. Pin Functions: TL072x

| | PIN | | | | | |
|------|--|-----|--------------------|--|--|--|
| | PIN | 1/0 | DESCRIPTION | | | |
| NAME | NO. | 0 | DEGGINI TIGH | | | |
| 1IN- | 5 | I | Inverting input | | | |
| 1IN+ | 7 | I | Noninverting input | | | |
| 10UT | 2 | 0 | Output | | | |
| 2IN- | 15 | I | Inverting input | | | |
| 2IN+ | 12 | I | Noninverting input | | | |
| 2OUT | 17 | 0 | Output | | | |
| NC | 1, 3, 4, 6, 8, 9, 11, 13, 14, 16, 18, 19 | _ | Do not connect | | | |
| VCC- | 10 | _ | Power supply | | | |
| VCC+ | 20 | _ | Power supply | | | |






Figure 5-8. TL074x D, N, NS, PW, J, DYY, and W Package, 14-Pin SOIC, PDIP, SO, TSSOP, CDIP, SOT-23, and CFP (Top View)

Table 5-6. Pin Functions: TL074x

| F | PIN | I/O | DESCRIPTION |
|-------------------|-----|-----|--------------------|
| NAME | NO. | 1/0 | DESCRIPTION |
| 1IN- | 2 | I | Inverting input |
| 1IN+ | 3 | I | Noninverting input |
| 10UT | 1 | 0 | Output |
| 2IN- | 6 | I | Inverting input |
| 2IN+ | 5 | I | Noninverting input |
| 2OUT | 7 | 0 | Output |
| 3IN- | 9 | I | Inverting input |
| 3IN+ | 10 | I | Noninverting input |
| 3OUT | 8 | 0 | Output |
| 4IN- | 13 | I | Inverting input |
| 4IN+ | 12 | I | Noninverting input |
| 4OUT | 14 | 0 | Output |
| V _{CC} - | 11 | _ | Power supply |
| V _{CC+} | 4 | _ | Power supply |






Figure 5-9. TL074 FK Package, 20-Pin LCCC (Top View)

Table 5-7. Pin Functions: TL074x

| F | PIN | | | |
|------|------------------------|--------------|--------------------|--|
| NAME | NO. | I/O | DESCRIPTION | |
| 1IN- | 3 | I | Inverting input | |
| 1IN+ | 4 | I | Noninverting input | |
| 10UT | 2 | 0 | Output | |
| 2IN- | 9 | I | Inverting input | |
| 2IN+ | 8 | I | Noninverting input | |
| 2OUT | 10 | 0 | Output | |
| 3IN- | 13 | I | Inverting input | |
| 3IN+ | 14 | I | Noninverting input | |
| 3OUT | 12 | 0 | Output | |
| 4IN- | 19 | I | Inverting input | |
| 4IN+ | 18 | I | Noninverting input | |
| 4OUT | 20 | 0 | Output | |
| NC | 1, 5, 7, 11, 15, 17 | _ | Do not connect | |
| VCC- | 16 | _ | Power supply | |
| VCC+ | 6 | _ | Power supply | |



6 Specifications

6.1 Absolute Maximum Ratings

over operating ambient temperature range (unless otherwise noted) (1)

| | | | MIN | MAX | UNIT |
|--|--|--|-------------|----------------------|------|
| Supply voltage, $V_S = (V+) - (V-)$ | | All NS and PS packages; All TL07xM devices | -0.3 | 36 | V |
| Supply voltage, vs = (v+ |) – (V–) | All other devices | 0 | 42 | V |
| | Common-mode voltage (3) | All NS and PS packages; All TL07xM devices | (V-) - 0.3 | (V-) + 36 | V |
| | Common-mode voltage (*) | All other devices | (V-) - 0.5 | (V+) + 0.5 | V |
| Signal input pins | Differential voltage (3) | All NS and PS packages; All TL07xM devices (4) | (V-) - 0.3 | (V–) + 36 | V |
| | | All other devices | | V _S + 0.2 | V |
| | Current (3) | All NS and PS packages; All TL07xM devices | | 50 | mA |
| | Current | All other devices | -10 | 10 | mA |
| Output short-circuit (2) | Output short-circuit (2) | | | nuous | |
| Operating ambient temper | erature, T _A | | – 55 | 150 | °C |
| Junction temperature, T _J | Junction temperature, T _J | | | 150 | °C |
| Case temperature for 60 | Case temperature for 60 seconds - FK package | | | 260 | °C |
| Lead temperature 1.8 mm (1/16 inch) from case for 10 seconds | | | | 300 | °C |
| Storage temperature, T _{st} | g | | -65 | 150 | °C |

- (1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) Short-circuit to ground, one amplifier per package.
- (3) Input pins are diode-clamped to the power-supply rails. Input signals that can swing more than 0.5 V beyond the supply rails must be current limited to 10 mA or less.
- (4) Differential voltage only limited by input voltage.

6.2 ESD Ratings

| | | | VALUE | UNIT |
|--|--------------------------|---|-------|------|
| \/ \ \ \ \ \ \ \ \ \ \ \ \ \ | Electrostatic discharge | Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾ | ±2000 | V |
| V _(ESD) | Liectrostatic discriarge | Charged-device model (CDM), per JEDEC specification JESD22-C101 (2) | ±1000 | V |

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating ambient temperature range (unless otherwise noted)

| | | | MIN | MAX | UNIT |
|----------------|-----------------------------|---|----------|------------|------|
| Vs | Supply voltage, (V+) – (V–) | All NS and PS packages; All TL07xM devices ⁽¹⁾ | 10 | 30 | V |
| | | All other devices | 4.5 | 40 | V |
| VI | Input voltage range | All NS and PS packages; All TL07xM devices | (V-) + 2 | (V+) + 0.1 | V |
| | | All other devices | (V-) + 4 | (V+) + 0.1 | V |
| | | TL07xM | -55 | 125 | °C |
| _ | Charified town eveture | TL07xH | -40 | 125 | °C |
| T _A | Specified temperature | TL07xI | -40 | 85 | °C |
| | | TL07xC | 0 | 70 | °C |

(1) V+ and V- are not required to be of equal magnitude, provided that the total $V_S(V+-V-)$ is between 10 V and 30 V.



6.4 Thermal Information for Single Channel

| | THERMAL METRIC (1) | | DCK (SC70) | DBV (SOT-23) | P (PDIP) | PS (SO) | UNIT |
|-----------------------|--|--------|---------------|-----------------|-------------|------------|------|
| | | 8 PINS | 5 PINS | 5 PINS | 8 PINS | 8 PINS | |
| R _{θJA} | Junction-to-ambient thermal resistance | 158.8 | 217.5 | 212.2 | 85 | 95 | °C/W |
| R _{0JC(top)} | Junction-to-case (top) thermal resistance | 98.6 | 113.1 | 111.1 | - | - | °C/W |
| $R_{\theta JB}$ | Junction-to-board thermal resistance | 102.3 | 63.8 | 79.4 | - | - | °C/W |
| ΨЈТ | Junction-to-top characterization parameter | 45.8 | 34.8 | 51.8 | - | - | °C/W |
| ΨЈВ | Junction-to-board characterization parameter | 101.5 | 63.5 | 79.0 | - | - | °C/W |
| R _{0JC(bot)} | Junction-to-case (bottom) thermal resistance | N/A | N/A | N/A | N/A | N/A | °C/W |

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

6.5 Thermal Information for Dual Channel

| | | | TL072xx | | | | | | | |
|------------------------|--|--------|-----------------|--------------|--------------|-------------|------------|---------------|------------|------|
| тн | THERMAL METRIC (1) | | DDF (SOT-23) | FK (LCCC) | JG (CDIP) | P (PDIP) | PS (SO) | PW (TSSOP) | U (CFP) | UNIT |
| | | 8 PINS | 8 PINS | 20 PINS | 8 PINS | 8 PINS | 8 PINS | 8 PINS | 10 PINS | |
| R _{θJA} | Junction-to-ambient thermal resistance | 147.8 | 181.5 | - | - | 85 | 95 | 200.3 | 169.8 | °C/W |
| R ₀ JC(top) | Junction-to-case (top) thermal resistance | 88.2 | 112.5 | 5.61 | 15.05 | - | - | 89.4 | 62.1 | °C/W |
| $R_{\theta JB}$ | Junction-to-board thermal resistance | 91.4 | 98.2 | - | - | - | - | 131.0 | 176.2 | °C/W |
| Ψлт | Junction-to-top characterization parameter | 36.8 | 17.2 | _ | _ | _ | _ | 22.2 | 48.4 | °C/W |
| ΨЈВ | Junction-to-board characterization parameter | 90.6 | 97.6 | - | _ | _ | - | 129.3 | 144.1 | °C/W |
| R _{θJC(bot)} | Junction-to-case (bottom) thermal resistance | N/A | N/A | - | _ | _ | - | N/A | 5.4 | °C/W |

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.



6.6 Thermal Information for Quad Channel

| | | | | | TL0 | 74xx | | | | |
|---------------------------|---|-------------|-----------------|---------------|--------------|--------------|---------------|---------------|--------------|------|
| | THERMAL METRIC (1) | D (SOIC) | DYY (SOT-23) | FK (TSSOP) | J (TSSOP) | N (TSSOP) | NS (TSSOP) | PW (TSSOP) | W (TSSOP) | UNIT |
| | | 14 PINS | 14 PINS | 20 PINS | 14 PINS | 14 PINS | 14 PINS | 14 PINS | 14 PINS | |
| R _{θJA} | Junction-to-ambient thermal resistance | 114.2 | 153.2 | - | - | 80 | 76 | - | 128.8 | °C/W |
| R _θ JC(top) | Junction-to-case (top) thermal resistance | 70.3 | 88.7 | 5.61 | 14.5 | - | - | 14.5 | 56.1 | °C/W |
| R _{θJB} | Junction-to-board thermal resistance | 70.2 | 65.4 | - | - | - | - | - | 127.6 | °C/W |
| Ψлт | Junction-to-top characterization parameter | 28.8 | 9.5 | - | - | - | - | - | 29 | °C/W |
| ΨЈВ | Junction-to-board characterization parameter | 69.8 | 65.0 | - | - | - | - | - | 106.1 | °C/W |
| R _θ JC(bot) | Junction-to-case (bottom) thermal resistance | N/A | N/A | - | - | - | - | - | 0.5 | °C/W |

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

6.7 Electrical Characteristics: TL07xH

For $V_S = (V_{CC+}) - (V_{CC-}) = 4.5 \text{ V}$ to 40 V (±2.25 V to ±20 V) at $T_A = 25^{\circ}\text{C}$, $R_L = 10 \text{ k}\Omega$ connected to $V_S / 2$, $V_{CM} = V_S / 2$, and $V_{O\ UT} = V_S / 2$, unless otherwise noted.

| | PARAMETER | TEST CO | NDITIONS | MIN | TYP | MAX | UNIT | |
|----------------------|--|---|--|---------------------------|----------|---------------------|---------------------------------------|--|
| OFFSET V | OLTAGE | | | | | | | |
| | | | | | ±1 | ±4 | ., | |
| Vos | Input offset voltage | | T _A = -40°C to 125°C | | | ±5 | mV | |
| dV _{OS} /dT | Input offset voltage drift | | T _A = -40°C to 125°C | | ±2 | | μV/°C | |
| PSRR | Input offset voltage versus power supply | $V_S = 5 \text{ V to } 40 \text{ V}, V_{CM} = V_S / 2$ | $T_A = -40^{\circ}C \text{ to } 125^{\circ}C$ | | ±1 | ±10 | μV/V | |
| | Channel separation | f = 0 Hz | | | 10 | | μV/V | |
| NPUT BIA | S CURRENT | | | | | | | |
| | | | | | ±1 | ±120 | pA | |
| В | Input bias current | | DCK and DBV packages | | ±1 | ±300 | pA | |
| _ | | | $T_A = -40^{\circ}\text{C to } 125^{\circ}\text{C} \frac{(1)}{}$ | | | ±5 | nA | |
| | | | A | | ±0.5 | ±120 | pA | |
| los | Input offset current | | DCK and DBV packages | | ±0.5 | ±250 | pA | |
| 08 | input onoot ourront | | $T_A = -40^{\circ}\text{C to } 125^{\circ}\text{C}^{(1)}$ | | | ±5 | nA | |
| NOISE | | | 1A 10 0 to 120 0 | | | | | |
| 10101 | | | | | 9.2 | | μV _{PP} | |
| Ε _N | Input voltage noise | f = 0.1 Hz to 10 Hz | | | 1.4 | | μV _{PP} μV _{RMS} | |
| | | f = 1 kHz | | | 37 | | μVRMS | |
| ∍ _N | Input voltage noise density | | | | | | nV/√Hz | |
| | | f = 10 kHz | | | 21 | | 50// | |
| N | Input current noise | f = 1 kHz | | | 80 | | fA/√Hz | |
| NPUT VOL | TAGE RANGE | I | | | | | | |
| V _{CM} | Common-mode voltage range | | | (V _{CC} -) + 1.5 | | (V _{CC+}) | V | |
| | | $V_S = 40 \text{ V}, (V_{CC-}) + 2.5 \text{ V} <$ | | 100 | 105 | | dB | |
| CMRR | Common-mode rejection | $V_{CM} < (V_{CC+}) - 1.5 \text{ V}$ | $T_A = -40^{\circ}C \text{ to } 125^{\circ}C$ | 95 | | | dB | |
| | ratio | V _S = 40 V, (V _{CC}) + 2.5 V < | | 90 | 105 | | dB | |
| | | $V_{CM} < (V_{CC+})$ | $T_A = -40^{\circ}C \text{ to } 125^{\circ}C$ | 80 | | | dB | |
| INPUT CAF | PACITANCE | | | | | | | |
| Z _{ID} | Differential | | | | 100 2 | | MΩ pF | |
| Z _{ICM} | Common-mode | | | | 6 1 | | TΩ pF | |
| OPEN-LOC | P GAIN | | | • | | | | |
| A _{OL} | Open-loop voltage gain | V _S = 40 V, V _{CM} = V _S / 2, (V _{CC-}) + 0.3 V < V _O < (V _{CC+}) - 0.3 V | T _A = -40°C to 125°C | 118 | 125 | | dB | |
| A _{OL} | Open-loop voltage gain | $V_S = 40 \text{ V}, V_{CM} = V_S / 2, R_L = 2 \text{ k}\Omega, (V_{CC-}) + 1.2 \text{ V} < V_O < (V_{CC+}) - 1.2 \text{ V}$ | $T_A = -40^{\circ}\text{C to } 125^{\circ}\text{C}$ | 115 | 120 | | dB | |
| FREQUEN | CY RESPONSE | | | | | | | |
| GBW | Gain-bandwidth product | | | | 5.25 | | MHz | |
| SR | Slew rate | V _S = 40 V, G = +1, C _L = 20 pF | | | 20 | | V/µs | |
| | | To 0.1%, V _S = 40 V, V _{STEP} = 1 | 0 V , G = +1, CL = 20 pF | | 0.63 | | | |
| | 0 111 11 | To 0.1%, V _S = 40 V, V _{STEP} = 2 | 2 V , G = +1, CL = 20 pF | | 0.56 | | | |
| s | Settling time | To 0.01%, V _S = 40 V, V _{STEP} = 10 V , G = +1, CL = 20 pF | | | 0.91 | | μs | |
| | | To 0.01%, V _S = 40 V, V _{STEP} = | 2 V , G = +1, CL = 20 pF | | 0.48 | | | |
| | Phase margin | $G = +1$, $R_L = 10 \text{ k}\Omega$, $C_L = 20 \text{ p}$ | | | 56 | | ۰ | |
| | Overload recovery time | V _{IN} × gain > V _S | | | 300 | | ns | |
| THD+N | Total harmonic distortion + noise | $V_S = 40 \text{ V}, V_O = 6 \text{ V}_{RMS}, G = 40 \text{ V}$ | +1, f = 1 kHz | | 0.00012 | | % | |
| EMIRR | EMI rejection ratio | f = 1 GHz | | | 53 | | dB | |
| OUTPUT | | . 1 0112 | | | | | aD. | |



6.7 Electrical Characteristics: TL07xH (continued)

For V_S = (V_{CC+}) – (V_{CC-}) = 4.5 V to 40 V (±2.25 V to ±20 V) at T_A = 25°C, R_L = 10 k Ω connected to V_S / 2, V_{CM} = V_S / 2, and $V_{O\ UT}$ = V_S / 2, unless otherwise noted.

| | PARAMETER | TEST (| CONDITIONS | MIN | TYP | MAX | UNIT |
|-------------------|------------------------------------|---|--|-----|-------|------|-------|
| | | Positive rail headroom | $V_S = 40 \text{ V}, R_L = 10 \text{ k}\Omega$ | | 115 | 210 | |
| | Voltage output swing from | Positive rail neadroom | $V_S = 40 \text{ V}, R_L = 2 \text{ k}\Omega$ | | 520 | 965 | ma\ / |
| | rail | rail V _S | $V_S = 40 \text{ V}, R_L = 10 \text{ k}\Omega$ | | 105 | 215 | mV |
| | | Negative rail headroom | $V_S = 40 \text{ V}, R_L = 2 \text{ k}\Omega$ | | 500 | 1030 | |
| I _{sc} | Short-circuit current | | | | ±26 | | mA |
| C _{LOAD} | Capacitive load drive | | | | 300 | | pF |
| Z _O | Open-loop output impedance | f = 1 MHz, I _O = 0 A | | | 125 | | Ω |
| POWER | SUPPLY | 1 | | | | ' | |
| | | I _O = 0 A | | | 937.5 | 1125 | |
| | | I _O = 0 A, (TL071H) | | | 960 | 1156 | |
| lq | Quiescent current per amplifier | I _O = 0 A | | | | 1130 | μΑ |
| | | I _O = 0 A, (TL072H) | T _A = -40°C to 125°C | | | 1143 | |
| | | I _O = 0 A, (TL071H) | | | | 1160 | |
| | Turn-On Time | At T _A = 25°C, V _S = 40 V, V _S | s ramp rate > 0.3 V/µs | | 60 | | μs |

⁽¹⁾ ${\sf Max}\ {\sf I}_{\sf B}$ and ${\sf I}_{\sf os}$ data is specified based on characterization results.

www.ti.com

6.8 Electrical Characteristics (DC): TL07xC, TL07xAC, TL07xBC, TL07xI, TL07xM

For $V_S = (V_{CC+}) - (V_{CC-}) = \pm 15 \text{ V}$ at $T_A = 25^{\circ}\text{C}$, unless otherwise noted

| | PARAMETER | | TEST CONDITIONS(1) | 2) | MIN | TYP | MAX | UNIT |
|----------------------|------------------------------------|---|-----------------------------|---------------------------------------|-----|-----------|-----|-------|
| | | | | | | | | |
| | | | TL07xC | | | 3 | 10 | |
| | | | | T _A = Full range | | | 13 | |
| | | | TL07xAC | | | 3 | 6 | |
| | | | 12077810 | T _A = Full range | | | 7.5 | mV |
| | | | TL07xBC | | | 2 | 3 | |
| ., | Input offset voltage | V _O = 0 V | TEOTABO | T _A = Full range | | | 5 | |
| /os | input onset voltage | $R_S = 50 \Omega$ | TL07xI | | | 3 | 6 | IIIV |
| | | | TLO7XI | T _A = Full range | | | 8 | |
| | | | TI OZANA TI OZONA | | | 3 | 6 | |
| | | | TL071M, TL072M | T _A = Full range | | | 9 | |
| | | İ | | | | 3 | 9 | |
| | | | TL074M | T _A = Full range | | | 15 | |
| 4\ | Input offset voltage | V = 0 V B = 50 O | T - Full range | | | 140 | | \//ºC |
| dV _{OS} /dT | drift | $V_{O} = 0 \text{ V}, R_{S} = 50 \Omega$ | T _A = Full range | | | ±18 | | μV/°C |
| | | | TL07xC | | | 5 | 100 | pА |
| | | | TEOTAG | T _A = Full range | | | 10 | nA |
| | I | V _O = 0 V | TL07xAC, TL07xBC, | | | 5 | 100 | pА |
| os | Input offset current | | TL07xI | T _A = Full range | | | 2 | nA |
| | | | | | | 5 | 100 | pА |
| | | | TL07xM | T _A = Full range | | | 20 | nA |
| | | | TL07xC, TL07xAC, | - | | 65 | 200 | pА |
| В | | | TL07xBC, TL07xI | T _A = Full range | | | 7 | nA |
| | | | | , , , , , , , , , , , , , , , , , , , | | 65 | 200 | pA |
| | Input bias current | V _O = 0 V | TL071M, TL072M | T _A = Full range | | | 50 | nA |
| | | | | TA - Tun runge | | 65 | 200 | pA |
| | | | TL074M | T _A = Full range | | | 200 | nA |
| | Common-mode | | | TA - Tull lange | | | 20 | шА |
| V _{CM} | voltage range | | | | ±11 | –12 to 15 | | V |
| | | R _L = 10 kΩ | | | ±12 | ±13.5 | | |
| VOM | Maximum peak output | R _L ≥ 10 kΩ | | | ±12 | | | V |
| | voltage swing | R _L ≥ 2 kΩ | T _A = Full range | | ±10 | | | |
| | | | | | 25 | 200 | | |
| | | | TL07xC | T _A = Full range | 15 | | | |
| | Onen leen veltere | | TLOZYAC TLOZYBO | , J | 50 | 200 | | |
| A _{OL} | Open-loop voltage gain | $V_O = 0 V$ | TL07xAC, TL07xBC, TL07xI | T _A = Full range | 25 | | | V/mV |
| | | | | -A . aango | 35 | 200 | | |
| | | | TL07xM | T _A = Full range | 15 | 200 | | |
| | | All NS and DS package | os: All TL 07vM dovices | TA - I dil lange | 10 | 3 | | |
| GBW | Gain-bandwidth product | | ackages; All TL07xM devices | | | | MHz | |
| | 1. | All other devices | | | | 5.25 | | |
| ₹ _{ID} | Common-mode input resistance | | | | | 1 | | ΤΩ |
| | | ., ,, | TL07xC | | 70 | 100 | | |
| CMRR | Common-mode | $V_{IC} = V_{ICR(min)}$ $V_{O} = 0 V$ | TL07xAC, TL07xBC, TI | _07xl | 75 | 100 | | dB |
| | rejection ratio | $R_S = 50 \Omega$ | TL07xM | | 80 | 86 | | |
| | | | TL07xC | | 70 | 100 | | |
| PSRR | Input offset voltage | $V_S = \pm 9 \text{ V to } \pm 18 \text{ V}$ $V_O = 0 \text{ V}$ | | 07vI | 80 | 100 | | ᄱᄆ |
| - SKK | versus power supply | $R_S = 50 \Omega$ | | TL07xAC, TL07xBC, TL07xI | | | | dB |
| | Outro- | - | TL07xM | 80 | 86 | | | |
| Q | Quiescent current per amplifier | V _O = 0 V; no load | | | | 1.4 | 2.5 | mA |



6.8 Electrical Characteristics (DC): TL07xC, TL07xAC, TL07xBC, TL07xI, TL07xM (continued)

For $V_S = (V_{CC+}) - (V_{CC-}) = \pm 15 \text{ V}$ at $T_A = 25^{\circ}\text{C}$, unless otherwise noted

| PARAMETER | TEST CONDITIONS ⁽¹⁾ (2) | MIN | TYP | MAX | UNIT |
|--------------------|------------------------------------|-----|-----|-----|------|
| Channel separation | f = 0 Hz | | 1 | | μV/V |

- (1) All characteristics are measured under open-loop conditions with zero common-mode voltage, unless otherwise specified.
- (2) Full range is T_A = 0°C to 70°C for the TL07xC, TL07xAC, and TL07xBC; T_A = -40°C to 85°C for the TL07xI; and T_A = -55°C to 125°C for the TL07xM.


6.9 Electrical Characteristics (AC): TL07xC, TL07xAC, TL07xBC, TL07xI, TL07xM

For V_S = (V_{CC+}) – (V_{CC-}) = ±15 V at T_A = 25°C, unless otherwise noted.


| | PARAMETER | TEST CO | NDITIONS | MIN | TYP | MAX | UNIT | |
|-----------------|-----------------------------|--|--|-------------------|------------|-----|--------------------|--|
| | | | | | | | | |
| | | V _I = 10 V, C _L = 100 pF, R _L = | TL07xM | 5 | 20 | | V/µs | |
| SR | Slew rate | 2 kΩ | TL07xC, TL07xAC, TL07xBC, TL07xI | 8 | 20 | | V/µs | |
| +- | Settling time | $V_1 = 20 \text{ V}, C_1 = 100 \text{ pF}, R_1 = 20 \text{ PF}$ | 140 | | 0.1 | | μs | |
| lt _S | Setting time | V - 20 V, OL - 100 pl , INL - 2 | . 177 | | 20% | | | |
| | | All PS and NS packages; All TL07xM devices | R _S = 20 Ω, f = 1 kHz | | 18 | | nV/√ Hz | |
| e _N | Input voltage noise density | Input voltage noise density All other devices | | | 37 | | nV/√ Hz | |
| | | | | All other devices | f = 10 kHz | | 21 | |
| E _N | Input voltage noise | All PS and NS packages; All TL07xM devices | $R_S = 20 \Omega$, $f = 10 Hz$ to 10 kHz | | 4 | | μV_{RMS} | |
| | | All other devices | f = 0.1 Hz to 10 Hz | | 1.4 | | μV _{RMS} | |
| i _N | Input current noise | $R_S = 20 \Omega$, $f = 1 \text{ kHz}$ | | | 10 | | fA/√ Hz | |
| | Phase margin | TL07xC, TL07xAC, TL07xBC, TL07xI | $G = +1$, $R_L = 10$ kΩ, $C_L = 20$ pF | | 56 | | ۰ | |
| | Overload recovery time | V _{IN} × gain > V _S | | | 300 | | ns | |
| THD+N | Total harmonic distortion + | All PS and NS packages; All TL07xM devices | $V_O = 6 V_{RMS}, R_L \ge 2 k\Omega, f = 1 kHz, G = +1, R_S \le 1 k\Omega$ | | 0.003 | | % | |
| I UD+N | noise | All other devices | V _S = 40 V, V _O = 6 V _{RMS} , G = +1, f = 1 kHz | | 0.00012 | | % | |
| EMIRR | EMI rejection ratio | TL07xC, TL07xAC, TL07xBC, TL07xI | f = 1 GHz | | 53 | | dB | |
| Z _O | Open-loop output impedance | TL07xC, TL07xAC, TL07xBC, TL07xI | f = 1 MHz, I _O = 0 A | | 125 | | Ω | |




6.10 Typical Characteristics: TL07xH















Figure 6-13. Output Voltage Swing vs Output Current (Sinking)

Figure 6-14. CMRR and PSRR vs Frequency







Figure 6-15. CMRR vs Temperature (dB)

Figure 6-16. PSRR vs Temperature (dB)








Figure 6-17. 0.1-Hz to 10-Hz Noise

Figure 6-18. Input Voltage Noise Spectral Density vs Frequency























6.11 Typical Characteristics: All Devices Except TL07xH





6.11 Typical Characteristics: All Devices Except TL07xH (continued)





6.11 Typical Characteristics: All Devices Except TL07xH (continued)




Figure 6-52. Supply Current Per Amplifier vs Free-Air Temperature




Figure 6-53. Total Power Dissipation vs Free-Air Temperature




Figure 6-54. Normalized Slew Rate vs Free-Air Temperature




Figure 6-55. Equivalent Input Noise Voltage vs Frequency




Figure 6-56. Total Harmonic Distortion vs Frequency






Figure 6-57. Voltage-Follower Large-Signal Pulse Response



6.11 Typical Characteristics: All Devices Except TL07xH (continued)







7 Parameter Measurement Information




Figure 7-1. Unity-Gain Amplifier




Figure 7-2. Gain-of-10 Inverting Amplifier




Figure 7-3. Input Offset-Voltage Null Circuit




8 Detailed Description

8.1 Overview

The TL07xH (TL071H, TL072H, and TL074H) family of devices are the next-generation versions of the industry-standard TL07x (TL071, TL072, and TL074) devices. These devices provide outstanding value for cost-sensitive applications, with features including low offset (1 mV, typical), high slew rate (20 V/µs, typical), and common-mode input to the positive supply. High ESD (2 kV, HBM), integrated EMI and RF filters, and operation across the full –40°C to 125°C enable the TL07xH devices to be used in the most rugged and demanding applications.

The C-suffix devices are characterized for operation from 0° C to 70° C. The I-suffix devices are characterized for operation from -40° C to $+85^{\circ}$ C. The M-suffix devices are characterized for operation over the full military temperature range of -55° C to $+125^{\circ}$ C.

8.2 Functional Block Diagram



8.3 Feature Description

The TL07xH family of devices improve many specifications as compared to the industry-standard TL07x family. Several comparisons of key specifications between these families are included in the following sections to show the advantages of the TL07xH family.

8.3.1 Total Harmonic Distortion

Harmonic distortions to an audio signal are created by electronic components in a circuit. Total harmonic distortion (THD) is a measure of harmonic distortions accumulated by a signal in an audio system. These devices have a very low THD of 0.003% meaning that the TL07x device adds little harmonic distortion when used in audio signal applications.

8.3.2 Slew Rate

The slew rate is the rate at which an operational amplifier can change the output when there is a change on the input. These devices have a 20-V/µs slew rate.

8.4 Device Functional Modes

These devices are powered on when the supply is connected. These devices can be operated as a single-supply operational amplifier or dual-supply amplifier depending on the application.

9 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

9.1 Application Information

A typical application for an operational amplifier is an inverting amplifier. This amplifier takes a positive voltage on the input, and makes the voltage a negative voltage. In the same manner, the amplifier makes negative voltages positive.

9.2 Typical Application




Figure 9-1. Inverting Amplifier

9.2.1 Design Requirements

The supply voltage must be selected so the supply voltage is larger than the input voltage range and output range. For instance, this application scales a signal of ± 0.5 V to ± 1.8 V. Setting the supply at ± 12 V is sufficient to accommodate this application.

9.2.2 Detailed Design Procedure

$$V_o = (V_i + V_{io}) \times \left(1 + \frac{1M\Omega}{1k\Omega}\right) \tag{1}$$

Determine the gain required by the inverting amplifier:

$$A_V = \frac{VOUT}{VIN} \tag{2}$$

$$A_V = \frac{1.8}{-0.5} = -3.6 \tag{3}$$

Once the desired gain is determined, select a value for RI or RF. Selecting a value in the kilohm range is desirable because the amplifier circuit uses currents in the milliamp range. This ensures the part does not draw too much current. This example uses 10 k Ω for RI which means 36 k Ω is used for RF. This is determined by Equation 4.

$$A_V = -\frac{RF}{RI} \tag{4}$$



9.2.3 Application Curve




Figure 9-2. Input and Output Voltages of the Inverting Amplifier

9.3 Unity Gain Buffer




Figure 9-3. Single-Supply Unity Gain Amplifier


9.3.1 Design Requirements

- V_{CC} must be within valid range per Recommended Operating Conditions. This example uses a value of 12 V for V_{CC}.
- Input voltage must be within the recommended common-mode range, as shown in Recommended Operating
 Conditions. The valid common-mode range is 4 V to 12 V (V_{CC} + 4 V to V_{CC+}).
- Output is limited by output range, which is typically 1.5 V to 10.5 V, or V_{CC} + 1.5 V to V_{CC+} 1.5 V.

9.3.2 Detailed Design Procedure

- Avoid input voltage values below 1 V to prevent phase reversal where output goes high.
- Avoid input values below 4 V to prevent degraded V_{IO} that results in an apparent gain greater than 1. This
 may cause instability in some second-order filter designs.

9.3.3 Application Curves



9.4 System Examples




Figure 9-6. 0.5-Hz Square-Wave Oscillator




Figure 9-8. 100-kHz Quadrature Oscillator




Figure 9-7. High-Q Notch Filter




Figure 9-9. AC Amplifier



9.5 Power Supply Recommendations

CAUTION

Supply voltages larger than 36 V for a single-supply or outside the range of ±18 V for a dual-supply can permanently damage the device (see Section 6.1).

Place 0.1-µF bypass capacitors close to the power-supply pins to reduce errors coupling in from noisy or high-impedance power supplies. For more detailed information on bypass capacitor placement, see Section 9.6.

9.6 Layout

9.6.1 Layout Guidelines

For best operational performance of the device, use good PCB layout practices, including:

- Noise can propagate into analog circuitry through the power pins of the circuit as a whole, as well as the
 operational amplifier. Bypass capacitors are used to reduce the coupled noise by providing low impedance
 power sources local to the analog circuitry.
 - Connect low-ESR, 0.1-μF ceramic bypass capacitors between each supply pin and ground, placed as
 close to the device as possible. A single bypass capacitor from V_{CC+} to ground is applicable for singlesupply applications.
- Separate grounding for analog and digital portions of circuitry is one of the simplest and most-effective
 methods of noise suppression. One or more layers on multilayer PCBs are usually devoted to ground planes.
 A ground plane helps distribute heat and reduces EMI noise pickup. Take care to physically separate digital
 and analog grounds, paying attention to the flow of the ground current.
- To reduce parasitic coupling, run the input traces as far away from the supply or output traces as possible. If it is not possible to keep them separate, it is much better to cross the sensitive trace perpendicular as opposed to in parallel with the noisy trace.
- Place the external components as close to the device as possible. Keeping RF and RG close to the inverting input minimizes parasitic capacitance. For more information, see Section 9.6.2.
- Keep the length of input traces as short as possible. Always remember that the input traces are the most sensitive part of the circuit.
- Consider a driven, low-impedance guard ring around the critical traces. A guard ring can significantly reduce leakage currents from nearby traces that are at different potentials.

9.6.2 Layout Example




Figure 9-10. Operational Amplifier Board Layout for Noninverting Configuration




Figure 9-11. Operational Amplifier Schematic for Noninverting Configuration



10 Device and Documentation Support

10.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

10.2 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

10.3 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

10.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

10.5 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser based versions of this data sheet, refer to the left hand navigation.





www.ti.com 2-May-2025

PACKAGING INFORMATION

| Orderable part number | Status (1) | Material type | Package Pins | Package qty Carrier | RoHS (3) | Lead finish/ Ball material | MSL rating/ Peak reflow | Op temp (°C) | Part marking (6) |
|--------------------------|------------|---------------|------------------|-----------------------|-----------------|-------------------------------|----------------------------|--------------|------------------------|
| 81023052A | Active | Production | LCCC (FK) 20 | 55 TUBE | No | SNPB | N/A for Pkg Type | -55 to 125 | 81023052A TL072MFKB |
| 8102305HA | Active | Production | CFP (U) 10 | 25 TUBE | No | SNPB | N/A for Pkg Type | -55 to 125 | 8102305HA TL072M |
| 8102305PA | Active | Production | CDIP (JG) 8 | 50 TUBE | No | SNPB | N/A for Pkg Type | -55 to 125 | 8102305PA TL072M |
| 81023062A | Active | Production | LCCC (FK) 20 | 55 TUBE | No | SNPB | N/A for Pkg Type | -55 to 125 | 81023062A TL074MFKB |
| 8102306CA | Active | Production | CDIP (J) 14 | 25 TUBE | No | SNPB | N/A for Pkg Type | -55 to 125 | 8102306CA TL074MJB |
| 8102306DA | Active | Production | CFP (W) 14 | 25 TUBE | No | SNPB | N/A for Pkg Type | -55 to 125 | 8102306DA TL074MWB |
| JM38510/11905BPA | Active | Production | CDIP (JG) 8 | 50 TUBE | No | SNPB | N/A for Pkg Type | -55 to 125 | JM38510 /11905BPA |
| TL071ACDR | Active | Production | SOIC (D) 8 | 2500 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | 0 to 70 | 071AC |
| TL071ACP | Active | Production | PDIP (P) 8 | 50 TUBE | Yes | NIPDAU | N/A for Pkg Type | 0 to 70 | TL071ACP |
| TL071BCDR | Active | Production | SOIC (D) 8 | 2500 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | 0 to 70 | 071BC |
| TL071BCP | Active | Production | PDIP (P) 8 | 50 TUBE | Yes | NIPDAU | N/A for Pkg Type | 0 to 70 | TL071BCP |
| TL071CDR | Active | Production | SOIC (D) 8 | 2500 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | 0 to 70 | TL071C |
| TL071CP | Active | Production | PDIP (P) 8 | 50 TUBE | Yes | NIPDAU | N/A for Pkg Type | 0 to 70 | TL071CP |
| TL071CPE4 | Active | Production | PDIP (P) 8 | 50 TUBE | - | Call TI | Call TI | 0 to 70 | |
| TL071CPSR | Active | Production | SO (PS) 8 | 2000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | 0 to 70 | T071 |
| TL071HIDBVR | Active | Production | SOT-23 (DBV) 5 | 3000 LARGE T&R | Yes | NIPDAU SN | Level-1-260C-UNLIM | -40 to 125 | T71V |
| TL071HIDCKR | Active | Production | SC70 (DCK) 5 | 3000 LARGE T&R | Yes | SN | Level-1-260C-UNLIM | -40 to 125 | 110 |
| TL071HIDR | Active | Production | SOIC (D) 8 | 3000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | TL071D |
| TL071IDR | Active | Production | SOIC (D) 8 | 2500 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | TL071I |
| TL071IP | Active | Production | PDIP (P) 8 | 50 TUBE | Yes | NIPDAU | N/A for Pkg Type | -40 to 85 | TL071IP |
| TL072ACDR | Active | Production | SOIC (D) 8 | 2500 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | 0 to 70 | 072AC |
| TL072ACP | Active | Production | PDIP (P) 8 | 50 TUBE | Yes | NIPDAU | N/A for Pkg Type | 0 to 70 | TL072ACP |
| TL072ACPS | Active | Production | SO (PS) 8 | 80 TUBE | Yes | NIPDAU | Level-1-260C-UNLIM | 0 to 70 | T072A |
| TL072BCD | Obsolete | Production | SOIC (D) 8 | - | - | Call TI | Call TI | 0 to 70 | 072BC |





www.ti.com 2-May-2025

| Orderable part number | Status (1) | Material type | Package Pins | Package qty Carrier | RoHS | Lead finish/ Ball material | MSL rating/ Peak reflow | Op temp (°C) | Part marking (6) |
|-----------------------|------------|---------------|-----------------------|-----------------------|------|-------------------------------|----------------------------|--------------|------------------------|
| TL072BCDR | Active | Production | SOIC (D) 8 | 2500 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | 0 to 70 | 072BC |
| TL072BCP | Active | Production | PDIP (P) 8 | 50 TUBE | Yes | NIPDAU | N/A for Pkg Type | 0 to 70 | TL072BCP |
| TL072CDR | Active | Production | SOIC (D) 8 | 2500 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | 0 to 70 | TL072C |
| TL072CP | Active | Production | PDIP (P) 8 | 50 TUBE | Yes | NIPDAU | N/A for Pkg Type | 0 to 70 | TL072CP |
| TL072CPS | Active | Production | SO (PS) 8 | 80 TUBE | Yes | NIPDAU | Level-1-260C-UNLIM | 0 to 70 | T072 |
| TL072CPSR | Active | Production | SO (PS) 8 | 2000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | 0 to 70 | T072 |
| TL072CPWR | Active | Production | TSSOP (PW) 8 | 2000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | 0 to 70 | T072 |
| TL072HIDDFR | Active | Production | SOT-23-THIN (DDF) 8 | 3000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | O72F |
| TL072HIDR | Active | Production | SOIC (D) 8 | 3000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | TL072D |
| TL072HIPWR | Active | Production | TSSOP (PW) 8 | 3000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | 072HPW |
| TL072IDR | Active | Production | SOIC (D) 8 | 2500 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | TL072I |
| TL072IP | Active | Production | PDIP (P) 8 | 50 TUBE | Yes | NIPDAU | N/A for Pkg Type | -40 to 85 | TL072IP |
| TL072MFKB | Active | Production | LCCC (FK) 20 | 55 TUBE | No | SNPB | N/A for Pkg Type | -55 to 125 | 81023052A TL072MFKB |
| TL072MJG | Active | Production | CDIP (JG) 8 | 50 TUBE | No | SNPB | N/A for Pkg Type | -55 to 125 | TL072MJG |
| TL072MJGB | Active | Production | CDIP (JG) 8 | 50 TUBE | No | SNPB | N/A for Pkg Type | -55 to 125 | 8102305PA TL072M |
| TL072MUB | Active | Production | CFP (U) 10 | 25 TUBE | No | SNPB | N/A for Pkg Type | -55 to 125 | 8102305HA TL072M |
| TL074ACDR | Active | Production | SOIC (D) 14 | 2500 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | 0 to 70 | TL074AC |
| TL074ACN | Active | Production | PDIP (N) 14 | 25 TUBE | Yes | NIPDAU | N/A for Pkg Type | 0 to 70 | TL074ACN |
| TL074ACNSR | Active | Production | SOP (NS) 14 | 2000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | 0 to 70 | TL074A |
| TL074BCD | Obsolete | Production | SOIC (D) 14 | - | - | Call TI | Call TI | 0 to 70 | TL074BC |
| TL074BCDR | Active | Production | SOIC (D) 14 | 2500 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | 0 to 70 | TL074BC |
| TL074BCN | Active | Production | PDIP (N) 14 | 25 TUBE | Yes | NIPDAU | N/A for Pkg Type | 0 to 70 | TL074BCN |
| TL074CD | Obsolete | Production | SOIC (D) 14 | - | - | Call TI | Call TI | 0 to 70 | TL074C |
| TL074CDBR | Active | Production | SSOP (DB) 14 | 2000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | 0 to 70 | T074 |
| TL074CDR | Active | Production | SOIC (D) 14 | 2500 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | 0 to 70 | TL074C |
| TL074CDRG4 | Active | Production | SOIC (D) 14 | 2500 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | 0 to 70 | TL074C |
| TL074CN | Active | Production | PDIP (N) 14 | 25 TUBE | Yes | NIPDAU | N/A for Pkg Type | 0 to 70 | TL074CN |
| TL074CNSR | Active | Production | SOP (NS) 14 | 2000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | 0 to 70 | TL074 |





www.ti.com 2-May-2025

| Orderable part number | Status | Material type | Package Pins | Package qty Carrier RoHS Lead finish/Ball material | | MSL rating/ Peak reflow | Op temp (°C) | Part marking (6) | |
|-----------------------|----------|---------------|---------------------------|--|-----|----------------------------|--------------------|------------------|------------------------|
| TL074CPW | Obsolete | Production | TSSOP (PW) 14 | _ | - | (4) Call TI | (5) Call TI | 0 to 70 | T074 |
| | | | | | | | | | |
| TL074CPWR | Active | Production | TSSOP (PW) 14 | 2000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | 0 to 70 | T074 |
| TL074HIDR | Active | Production | SOIC (D) 14 | 2500 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | TL074HID |
| TL074HIDYYR | Active | Production | SOT-23-THIN (DYY) 14 | 3000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | T074HDYY |
| TL074HIPWR | Active | Production | TSSOP (PW) 14 | 2000 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | TL074PW |
| TL074ID | Obsolete | Production | SOIC (D) 14 | - | - | Call TI | Call TI | -40 to 85 | TL074I |
| TL074IDR | Active | Production | SOIC (D) 14 | 2500 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | TL074I |
| TL074IDRE4 | Active | Production | SOIC (D) 14 | 2500 LARGE T&R | Yes | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | TL074I |
| TL074IN | Active | Production | PDIP (N) 14 | 25 TUBE | Yes | NIPDAU | N/A for Pkg Type | -40 to 85 | TL074IN |
| TL074MFK | Active | Production | LCCC (FK) 20 | 55 TUBE | No | SNPB | N/A for Pkg Type | -55 to 125 | TL074MFK |
| TL074MFKB | Active | Production | LCCC (FK) 20 | 55 TUBE | No | SNPB | N/A for Pkg Type | -55 to 125 | 81023062A TL074MFKB |
| TL074MJ | Active | Production | CDIP (J) 14 | 25 TUBE | No | SNPB | N/A for Pkg Type | -55 to 125 | TL074MJ |
| TL074MJB | Active | Production | CDIP (J) 14 | 25 TUBE | No | SNPB | N/A for Pkg Type | -55 to 125 | 8102306CA TL074MJB |
| TL074MWB | Active | Production | CFP (W) 14 | 25 TUBE | No | SNPB | N/A for Pkg Type | -55 to 125 | 8102306DA TL074MWB |

⁽¹⁾ **Status:** For more details on status, see our product life cycle.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

PACKAGE OPTION ADDENDUM

www.ti.com 2-May-2025

(6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TL072, TL072M, TL074, TL074M:

Catalog: TL072, TL074

■ Enhanced Product : TL072-EP, TL072-EP, TL074-EP, TL074-EP

Military: TL072M, TL074M


NOTE: Qualified Version Definitions:


- Catalog TI's standard catalog product
- Enhanced Product Supports Defense, Aerospace and Medical Applications
- Military QML certified for Military and Defense Applications



www.ti.com 13-May-2025


TAPE AND REEL INFORMATION





| A0 | Dimension designed to accommodate the component width |
|----|---|
| В0 | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|-------------|-----------------|--------------------|------|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| TL071ACDR | SOIC | D | 8 | 2500 | 330.0 | 12.4 | 6.4 | 5.2 | 2.1 | 8.0 | 12.0 | Q1 |
| TL071BCDR | SOIC | D | 8 | 2500 | 330.0 | 12.4 | 6.4 | 5.2 | 2.1 | 8.0 | 12.0 | Q1 |
| TL071CDR | SOIC | D | 8 | 2500 | 330.0 | 12.4 | 6.4 | 5.2 | 2.1 | 8.0 | 12.0 | Q1 |
| TL071CDR | SOIC | D | 8 | 2500 | 330.0 | 12.4 | 6.4 | 5.2 | 2.1 | 8.0 | 12.0 | Q1 |
| TL071CPSR | so | PS | 8 | 2000 | 330.0 | 16.4 | 8.35 | 6.6 | 2.4 | 12.0 | 16.0 | Q1 |
| TL071HIDBVR | SOT-23 | DBV | 5 | 3000 | 180.0 | 8.4 | 3.2 | 3.2 | 1.4 | 4.0 | 8.0 | Q3 |
| TL071HIDCKR | SC70 | DCK | 5 | 3000 | 178.0 | 9.0 | 2.4 | 2.5 | 1.2 | 4.0 | 8.0 | Q3 |
| TL071HIDR | SOIC | D | 8 | 3000 | 330.0 | 12.4 | 6.4 | 5.2 | 2.1 | 8.0 | 12.0 | Q1 |
| TL071IDR | SOIC | D | 8 | 2500 | 330.0 | 12.4 | 6.4 | 5.2 | 2.1 | 8.0 | 12.0 | Q1 |
| TL072ACDR | SOIC | D | 8 | 2500 | 330.0 | 12.4 | 6.4 | 5.2 | 2.1 | 8.0 | 12.0 | Q1 |
| TL072BCDR | SOIC | D | 8 | 2500 | 330.0 | 12.4 | 6.4 | 5.2 | 2.1 | 8.0 | 12.0 | Q1 |
| TL072BCDR | SOIC | D | 8 | 2500 | 330.0 | 12.4 | 6.4 | 5.2 | 2.1 | 8.0 | 12.0 | Q1 |
| TL072CDR | SOIC | D | 8 | 2500 | 330.0 | 12.4 | 6.4 | 5.2 | 2.1 | 8.0 | 12.0 | Q1 |
| TL072CDR | SOIC | D | 8 | 2500 | 330.0 | 12.4 | 6.4 | 5.2 | 2.1 | 8.0 | 12.0 | Q1 |
| TL072CPSR | SO | PS | 8 | 2000 | 330.0 | 16.4 | 8.35 | 6.6 | 2.4 | 12.0 | 16.0 | Q1 |
| TL072CPWR | TSSOP | PW | 8 | 2000 | 330.0 | 12.4 | 7.0 | 3.6 | 1.6 | 8.0 | 12.0 | Q1 |




PACKAGE MATERIALS INFORMATION

www.ti.com 13-May-2025

| Device | Package Type | Package Drawing | Pins | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|-------------|-----------------|--------------------|------|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| TL072CPWR | TSSOP | PW | 8 | 2000 | 330.0 | 12.4 | 7.0 | 3.6 | 1.6 | 8.0 | 12.0 | Q1 |
| TL072HIDDFR | SOT-23- THIN | DDF | 8 | 3000 | 180.0 | 8.4 | 3.2 | 3.2 | 1.4 | 4.0 | 8.0 | Q3 |
| TL072HIDR | SOIC | D | 8 | 3000 | 330.0 | 12.4 | 6.4 | 5.2 | 2.1 | 8.0 | 12.0 | Q1 |
| TL072HIPWR | TSSOP | PW | 8 | 3000 | 330.0 | 12.4 | 7.0 | 3.6 | 1.6 | 8.0 | 12.0 | Q1 |
| TL072IDR | SOIC | D | 8 | 2500 | 330.0 | 12.4 | 6.4 | 5.2 | 2.1 | 8.0 | 12.0 | Q1 |
| TL072IDR | SOIC | D | 8 | 2500 | 330.0 | 12.4 | 6.4 | 5.2 | 2.1 | 8.0 | 12.0 | Q1 |
| TL074ACDR | SOIC | D | 14 | 2500 | 330.0 | 16.4 | 6.5 | 9.0 | 2.1 | 8.0 | 16.0 | Q1 |
| TL074ACDR | SOIC | D | 14 | 2500 | 330.0 | 16.4 | 6.5 | 9.0 | 2.1 | 8.0 | 16.0 | Q1 |
| TL074ACNSR | SOP | NS | 14 | 2000 | 330.0 | 16.4 | 8.2 | 10.5 | 2.5 | 12.0 | 16.0 | Q1 |
| TL074BCDR | SOIC | D | 14 | 2500 | 330.0 | 16.4 | 6.5 | 9.0 | 2.1 | 8.0 | 16.0 | Q1 |
| TL074BCDR | SOIC | D | 14 | 2500 | 330.0 | 16.4 | 6.5 | 9.0 | 2.1 | 8.0 | 16.0 | Q1 |
| TL074CDBR | SSOP | DB | 14 | 2000 | 330.0 | 16.4 | 8.35 | 6.6 | 2.4 | 12.0 | 16.0 | Q1 |
| TL074CDR | SOIC | D | 14 | 2500 | 330.0 | 16.4 | 6.5 | 9.0 | 2.1 | 8.0 | 16.0 | Q1 |
| TL074CDR | SOIC | D | 14 | 2500 | 330.0 | 16.4 | 6.5 | 9.0 | 2.1 | 8.0 | 16.0 | Q1 |
| TL074CDRG4 | SOIC | D | 14 | 2500 | 330.0 | 16.4 | 6.5 | 9.0 | 2.1 | 8.0 | 16.0 | Q1 |
| TL074CNSR | SOP | NS | 14 | 2000 | 330.0 | 16.4 | 8.45 | 10.55 | 2.5 | 12.0 | 16.2 | Q1 |
| TL074CPWR | TSSOP | PW | 14 | 2000 | 330.0 | 12.4 | 6.9 | 5.6 | 1.6 | 8.0 | 12.0 | Q1 |
| TL074CPWR | TSSOP | PW | 14 | 2000 | 330.0 | 12.4 | 6.9 | 5.6 | 1.6 | 8.0 | 12.0 | Q1 |
| TL074HIDR | SOIC | D | 14 | 2500 | 330.0 | 16.4 | 6.5 | 9.0 | 2.1 | 8.0 | 16.0 | Q1 |
| TL074HIDYYR | SOT-23- THIN | DYY | 14 | 3000 | 330.0 | 12.4 | 4.8 | 3.6 | 1.6 | 8.0 | 12.0 | Q3 |
| TL074HIPWR | TSSOP | PW | 14 | 2000 | 330.0 | 12.4 | 6.9 | 5.6 | 1.6 | 8.0 | 12.0 | Q1 |
| TL074IDR | SOIC | D | 14 | 2500 | 330.0 | 16.4 | 6.5 | 9.0 | 2.1 | 8.0 | 16.0 | Q1 |



www.ti.com 13-May-2025



*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|-------------|--------------|-----------------|------|------|-------------|------------|-------------|
| TL071ACDR | SOIC | D | 8 | 2500 | 356.0 | 356.0 | 35.0 |
| TL071BCDR | SOIC | D | 8 | 2500 | 356.0 | 356.0 | 35.0 |
| TL071CDR | SOIC | D | 8 | 2500 | 356.0 | 356.0 | 35.0 |
| TL071CDR | SOIC | D | 8 | 2500 | 356.0 | 356.0 | 35.0 |
| TL071CPSR | SO | PS | 8 | 2000 | 356.0 | 356.0 | 35.0 |
| TL071HIDBVR | SOT-23 | DBV | 5 | 3000 | 210.0 | 185.0 | 35.0 |
| TL071HIDCKR | SC70 | DCK | 5 | 3000 | 190.0 | 190.0 | 30.0 |
| TL071HIDR | SOIC | D | 8 | 3000 | 356.0 | 356.0 | 35.0 |
| TL071IDR | SOIC | D | 8 | 2500 | 356.0 | 356.0 | 35.0 |
| TL072ACDR | SOIC | D | 8 | 2500 | 356.0 | 356.0 | 35.0 |
| TL072BCDR | SOIC | D | 8 | 2500 | 353.0 | 353.0 | 32.0 |
| TL072BCDR | SOIC | D | 8 | 2500 | 356.0 | 356.0 | 35.0 |
| TL072CDR | SOIC | D | 8 | 2500 | 356.0 | 356.0 | 35.0 |
| TL072CDR | SOIC | D | 8 | 2500 | 356.0 | 356.0 | 35.0 |
| TL072CPSR | SO | PS | 8 | 2000 | 356.0 | 356.0 | 35.0 |
| TL072CPWR | TSSOP | PW | 8 | 2000 | 356.0 | 356.0 | 35.0 |
| TL072CPWR | TSSOP | PW | 8 | 2000 | 356.0 | 356.0 | 35.0 |
| TL072HIDDFR | SOT-23-THIN | DDF | 8 | 3000 | 210.0 | 185.0 | 35.0 |



PACKAGE MATERIALS INFORMATION


www.ti.com 13-May-2025

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|-------------|--------------|-----------------|------|------|-------------|------------|-------------|
| TL072HIDR | SOIC | D | 8 | 3000 | 356.0 | 356.0 | 35.0 |
| TL072HIPWR | TSSOP | PW | 8 | 3000 | 356.0 | 356.0 | 35.0 |
| TL072IDR | SOIC | D | 8 | 2500 | 356.0 | 356.0 | 35.0 |
| TL072IDR | SOIC | D | 8 | 2500 | 356.0 | 356.0 | 35.0 |
| TL074ACDR | SOIC | D | 14 | 2500 | 356.0 | 356.0 | 35.0 |
| TL074ACDR | SOIC | D | 14 | 2500 | 353.0 | 353.0 | 32.0 |
| TL074ACNSR | SOP | NS | 14 | 2000 | 356.0 | 356.0 | 35.0 |
| TL074BCDR | SOIC | D | 14 | 2500 | 353.0 | 353.0 | 32.0 |
| TL074BCDR | SOIC | D | 14 | 2500 | 356.0 | 356.0 | 35.0 |
| TL074CDBR | SSOP | DB | 14 | 2000 | 356.0 | 356.0 | 35.0 |
| TL074CDR | SOIC | D | 14 | 2500 | 353.0 | 353.0 | 32.0 |
| TL074CDR | SOIC | D | 14 | 2500 | 356.0 | 356.0 | 35.0 |
| TL074CDRG4 | SOIC | D | 14 | 2500 | 356.0 | 356.0 | 35.0 |
| TL074CNSR | SOP | NS | 14 | 2000 | 356.0 | 356.0 | 35.0 |
| TL074CPWR | TSSOP | PW | 14 | 2000 | 356.0 | 356.0 | 35.0 |
| TL074CPWR | TSSOP | PW | 14 | 2000 | 356.0 | 356.0 | 35.0 |
| TL074HIDR | SOIC | D | 14 | 2500 | 356.0 | 356.0 | 35.0 |
| TL074HIDYYR | SOT-23-THIN | DYY | 14 | 3000 | 336.6 | 336.6 | 31.8 |
| TL074HIPWR | TSSOP | PW | 14 | 2000 | 356.0 | 356.0 | 35.0 |
| TL074IDR | SOIC | D | 14 | 2500 | 356.0 | 356.0 | 35.0 |



www.ti.com 13-May-2025


TUBE



*All dimensions are nominal

| Device | Package Name | Package Type | Pins | SPQ | L (mm) | W (mm) | T (µm) | B (mm) |
|-----------|--------------|--------------|------|-----|--------|--------|--------|--------|
| 81023052A | FK | LCCC | 20 | 55 | 506.98 | 12.06 | 2030 | NA |
| 8102305HA | U | CFP | 10 | 25 | 506.98 | 26.16 | 6220 | NA |
| 81023062A | FK | LCCC | 20 | 55 | 506.98 | 12.06 | 2030 | NA |
| 8102306DA | W | CFP | 14 | 25 | 506.98 | 26.16 | 6220 | NA |
| TL071ACP | Р | PDIP | 8 | 50 | 506 | 13.97 | 11230 | 4.32 |
| TL071BCP | Р | PDIP | 8 | 50 | 506 | 13.97 | 11230 | 4.32 |
| TL071CP | Р | PDIP | 8 | 50 | 506 | 13.97 | 11230 | 4.32 |
| TL071IP | Р | PDIP | 8 | 50 | 506 | 13.97 | 11230 | 4.32 |
| TL072ACP | Р | PDIP | 8 | 50 | 506 | 13.97 | 11230 | 4.32 |
| TL072ACPS | PS | SOP | 8 | 80 | 530 | 10.5 | 4000 | 4.1 |
| TL072BCP | Р | PDIP | 8 | 50 | 506 | 13.97 | 11230 | 4.32 |
| TL072CP | Р | PDIP | 8 | 50 | 506 | 13.97 | 11230 | 4.32 |
| TL072CPS | PS | SOP | 8 | 80 | 530 | 10.5 | 4000 | 4.1 |
| TL072IP | Р | PDIP | 8 | 50 | 506 | 13.97 | 11230 | 4.32 |
| TL072MFKB | FK | LCCC | 20 | 55 | 506.98 | 12.06 | 2030 | NA |
| TL072MUB | U | CFP | 10 | 25 | 506.98 | 26.16 | 6220 | NA |
| TL074ACN | N | PDIP | 14 | 25 | 506 | 13.97 | 11230 | 4.32 |
| TL074ACN | N | PDIP | 14 | 25 | 506 | 13.97 | 11230 | 4.32 |
| TL074BCN | N | PDIP | 14 | 25 | 506 | 13.97 | 11230 | 4.32 |
| TL074BCN | N | PDIP | 14 | 25 | 506 | 13.97 | 11230 | 4.32 |
| TL074CN | N | PDIP | 14 | 25 | 506 | 13.97 | 11230 | 4.32 |
| TL074IN | N | PDIP | 14 | 25 | 506 | 13.97 | 11230 | 4.32 |
| TL074MFK | FK | LCCC | 20 | 55 | 506.98 | 12.06 | 2030 | NA |
| TL074MFKB | FK | LCCC | 20 | 55 | 506.98 | 12.06 | 2030 | NA |
| TL074MWB | W | CFP | 14 | 25 | 506.98 | 26.16 | 6220 | NA |

CERAMIC DUAL IN-LINE PACKAGE



- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.


 2. This drawing is subject to change without notice.


 3. This package can be hermetically sealed with a ceramic lid using glass frit.

- 4. Index point is provided on cap for terminal identification. 5. Falls within MIL STD 1835 GDIP1-T8




CERAMIC DUAL IN-LINE PACKAGE





CERAMIC FLATPACK



- 1. All linear dimensions are in inches. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.





SMALL OUTLINE TRANSISTOR



- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
 3. Reference JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.
- 5. Support pin may differ or may not be present.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE TRANSISTOR



- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



PLASTIC SMALL OUTLINE



- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per side
- This dimension does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- 5. Reference JEDEC Registration MO-345, Variation AB



PLASTIC SMALL OUTLINE



- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PLASTIC SMALL OUTLINE



- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.





SMALL OUTLINE INTEGRATED CIRCUIT



- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm, per side.
- 5. Reference JEDEC registration MS-012, variation AB.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT




- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



MECHANICAL DATA

NS (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE




- All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



W (R-GDFP-F14)

CERAMIC DUAL FLATPACK



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only.
- E. Falls within MIL STD 1835 GDFP1-F14







- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
 4. Reference JEDEC registration MO-150.





- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.






- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



P (R-PDIP-T8)

PLASTIC DUAL-IN-LINE PACKAGE




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001 variation BA.



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.







- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.






- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.








- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153, variation AA.






NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.






- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



8.89 x 8.89, 1.27 mm pitch


LEADLESS CERAMIC CHIP CARRIER

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



INSTRUMENTS www.ti.com

CERAMIC DUAL IN LINE PACKAGE




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4040083-5/G





CERAMIC DUAL IN LINE PACKAGE



- 1. All controlling linear dimensions are in inches. Dimensions in brackets are in millimeters. Any dimension in brackets or parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This package is hermitically sealed with a ceramic lid using glass frit.
- His package is remitted by sealed with a ceramic its using glass mit.
 Index point is provided on cap for terminal identification only and on press ceramic glass frit seal only.
 Falls within MIL-STD-1835 and GDIP1-T14.



CERAMIC DUAL IN LINE PACKAGE





SMALL OUTLINE TRANSISTOR



- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
 3. Reference JEDEC MO-203.

- 4. Support pin may differ or may not be present.5. Lead width does not comply with JEDEC.
- 6. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25mm per side



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

7. Publication IPC-7351 may have alternate designs.8. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE TRANSISTOR



- 9. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 10. Board assembly site may have different recommendations for stencil design.





PLASTIC SMALL OUTLINE



- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.



PLASTIC SMALL OUTLINE



- 4. Publication IPC-7351 may have alternate designs.
- 5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PLASTIC SMALL OUTLINE



- 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 7. Board assembly site may have different recommendations for stencil design.





SMALL OUTLINE INTEGRATED CIRCUIT



- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




SMALL OUTLINE INTEGRATED CIRCUIT



- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.





NOTES: A. All linear dimensions are in millimeters.


B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



PS (R-PDSO-G8)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated