USBLC6-2

Very low capacitance ESD protection

Features

- 2 data lines protection
- Protects V_{BUS}
- Very low capacitance: 3.5 pF max.
- Very low leakage current: 150 nA max.
- SOT-666 and SOT23-6L packages
- RoHS compliant

Benefits

- Very low capacitance between lines to GND for optimized data integrity and speed
- Low PCB space consumption: 2.9 mm² max for SOT-666 and 9mm² max for SOT23-6L
- Enhanced ESD protection. IEC 61000-4-2 level 4 compliance guaranteed at device level, hence greater immunity at system level
- ESD protection of V_{BUS}
- High reliability offered by monolithic integration
- Low leakage current for longer operation of battery powered devices
- Fast response time
- Consistent D+ / D- signal balance:
 - Very low capacitance matching tolerance I/O to GND = 0.015 pF
 - Compliant with USB 2.0 requirements

Complies with the following standards

- IEC 61000-4-2 level 4:
 - 15 kV (air discharge)
 - 8 kV (contact discharge)





SOT23-6L USBLC6-2SC6 SOT-666 USBLC6-2P6

Applications


- USB 2.0 ports up to 480 Mb/s (high speed)
- Compatible with USB 1.1 low and full speed
- Ethernet port: 10/100 Mb/s
- SIM card protection
- Video line protection
- Portable electronics

Description

The **USBLC6-2SC6** and **USBLC6-2P6** are monolithic application specific devices dedicated to ESD protection of high speed interfaces, such as USB 2.0, Ethernet links and video lines.

The very low line capacitance secures a high level of signal integrity without compromising in protecting sensitive chips against the most stringent characterized ESD strikes.

Figure 1. Functional diagram



Characteristics USBLC6-2

1 Characteristics

Table 1. Absolute ratings

Symbol	Pi	Value	Unit	
V _{PP}	Peak pulse voltage IEC 61000-4-2 air discharge IEC 61000-4-2 contact discharge MIL STD883G-Method 3015-7		15 15 25	kV
T _{stg}	Storage temperature range	-55 to +150	°C	
Тј	Operating junction temperature	-40 to +125	°C	
T _L	Lead solder temperature (10	260	°C	


Table 2. Electrical characteristics ($T_{amb} = 25$ °C)

Symbol	Parameter	Test conditions		Unit			
Symbol	rarameter	rest conditions	Min.	Тур.	Max.	O I III	
V _{RM}	Reverse stand-off voltage				5	V	
I _{RM}	Leakage current	V _{RM} = 5 V		10	150	nA	
V _{BR}	Breakdown voltage between V _{BUS} and GND	I _R = 1 mA	6			٧	
V _F	Forward voltage	I _F = 10 mA			1.1	٧	
V	Clamping voltage	I _{PP} = 1 A, 8/20 μs Any I/O pin to GND			12	V	
V _{CL}	Clamping voltage	I _{PP} = 5 A, 8/20 μs Any I/O pin to GND			17	V	
C _{i/o-GND}	Capacitance between I/O and GND	V _R = 1.65 V		2.5	3.5	pF	
ΔC _{i/o-GND}				0.015		pΓ	
C _{i/o-i/o}	Capacitance between I/O	V _R = 1.65 V		1.2	1.7	pF	
$\Delta C_{i/o-i/o}$				0.04		рі	

USBLC6-2 Characteristics

Figure 2. Capacitance versus voltage (typical values)

Figure 3. Line capacitance versus frequency (typical values)








Figure 4. Relative variation of leakage current versus junction temperature (typical values)

Figure 5. Frequency response





Technical information USBLC6-2

2 Technical information

2.1 Surge protection

The USBLC6-2 is particularly optimized to perform surge protection based on the rail to rail topology.

The clamping voltage V_{CL} can be calculated as follow:

$$V_{CL}$$
+ = $V_{TRANSIL}$ + V_{F} for positive surges

$$V_{CL}$$
- = - V_F for negative surges

with:
$$V_F = V_T + R_d I_p$$

(V_F forward drop voltage) / (V_T forward drop threshold voltage)

and
$$V_{TRANSIL} = V_{BR} + R_{d} T_{RANSIL}.I_{P}$$

Calculation example

We assume that the value of the dynamic resistance of the clamping diode is typically:

$$R_d = 0.5 \Omega$$
 and $V_T = 1.1 V$

We assume that the value of the dynamic resistance of the transil diode is typically:

$$R_{d\ TRANSIL} = 0.5~\Omega$$
 and $V_{BR} = 6.1~V$

For an IEC 61000-4-2 surge Level 4 (Contact Discharge: V_g = 8 kV, R_g = 330 Ω), V_{BUS} = +5 V, and if in first approximation, we assume that :

$$I_p = V_g / R_g = 24 A.$$

So, we find:

$$V_{CI} + = +31.2 \text{ V}$$

$$V_{CL} = -13 V$$

Note: The calculations do not take into account phenomena due to parasitic inductances.

2.2 Surge protection application example

If we consider that the connections from the pin V_{BUS} to V_{CC} , from I/O to data line and from GND to PCB GND plane are done by tracks of 10 mm long and 0.5 mm large, we assume that the parasitic inductances L_{VBUS} , $L_{I/O}$ and L_{GND} of these tracks are about 6 nH. So when an IEC 61000-4-2 surge occurs on data line, due to the rise time of this spike (t_r =1ns), the voltage V_{CL} has an extra value equal to $L_{I/O}$.dl/dt+ L_{GND} .dl/dt.

The dl/dt is calculated as:

$$dI/dt = I_p/t_r = 24 A/ns$$

The overvoltage due to the parasitic inductances is:

$$L_{I/O}.dI/dt = L_{GND}.dI/dt = 6 \text{ nH x } 24 \text{ A/ns} = 144 \text{ V}$$

By taking into account the effect of these parasitic inductances due to unsuitable layout, the clamping voltage will be :

$$V_{CL}$$
+ = +31.2 + 144 + 144 = 319.2 V

$$V_{Cl} = -13.1 - 144 - 144 = -301.1 \text{ V}$$

USBLC6-2 Technical information

We can significantly reduce this phenomena with simple layout optimization. It is for this reason that some recommendations have to be followed (see *2.3: How to ensure good ESD protection*).






Figure 6. ESD behavior: parasitic phenomena due to unsuitable layout

2.3 How to ensure good ESD protection

While the USBLC6-2 provides high immunity to ESD surge, efficient protection depends on the layout of the board. In the same way, with the rail to rail topology, the track from data lines to I/O pins, from V_{CC} to V_{BUS} pin and from GND plane to GND pin must be as short as possible to avoid overvoltages due to parasitic phenomena (see *Figure 6*. and *Figure 7*. for layout consideration)






5/14

Technical information USBLC6-2

Figure 9. ESD response to IEC 61000-4-2 (+15 kV air discharge)

Figure 10. ESD response to IEC 61000-4-2 (-15 kV air discharge)




Important:

A good precaution to take is to put the protection device as close as possible to the disturbance source (generally the connector).

2.4 Crosstalk behavior

2.4.1 Crosstalk phenomenon

Figure 11. Crosstalk phenomenon



The crosstalk phenomenon is due to the coupling between 2 lines. The coupling factor (β 12 or β 21) increases when the gap across lines decreases, particularly in silicon dice. In the above example the expected signal on load R_{L2} is $\alpha_2 V_{G2}$, in fact the real voltage at this point has got an extra value $\beta_{21}V_{G1}$. This part of the V_{G1} signal represents the effect of the crosstalk phenomenon of the line 1 on the line 2. This phenomenon has to be taken into account when the drivers impose fast digital data or high frequency analog signals in the disturbing line. The perturbed line will be more affected if it works with low voltage signal or high load impedance (few k Ω).

6/14

USBLC6-2 Technical information

Figure 12. Analog crosstalk measurements





Figure 12. shows the measurement circuit for the analog application. In usual frequency range of analog signals (up to 240 MHz) the effect on disturbed line is less than -55 db (see Figure 13.).

Figure 13. Analog crosstalk results



As the USBLC6-2 is designed to protect high speed data lines, it must ensure a good transmission of operating signals. The frequency response (*Figure 5.*) gives attenuation information and shows that the USBLC6-2 is well suitable for data line transmission up to 480 Mbit/s while it works as a filter for undesirable signals like GSM (900 MHz) frequencies, for instance.

7/14

Technical information USBLC6-2

2.5 Application examples

Figure 14. USB 2.0 port application diagram using USBLC6-2





Figure 15. T1/E1/Ethernet protection




USBLC6-2 Technical information

PSpice model 2.6

Figure 16. shows the PSpice model of one USBLC6-2 cell. In this model, the diodes are defined by the PSpice parameters given in Figure 17.

PSpice model Figure 16.



Note: This simulation model is available only for an ambient temperature of 27 °C.


Figure 17. PSpice parameters

USBLC6-2 PCB layout Figure 18. considerations

BV CJ0 IBV	Dlow 50 0.9p 1m 0.3333	Dhigh 50 2.0p 1m 0.3333	7.3 40p 1m 0.3333	LI/O RI/O LGND RGND	750p 110m 550p 60m	D+in 1 D+out V _{BUS} GND C _{BUS} = 100nF
RS VJ	0.2	0.52	0.84			D-in D-in
TT	0.0 0.1u	0.1u	0.0 0.1u			USBLC6-2 D-out

3 Ordering information scheme

Figure 19. Ordering information scheme




USBLC6-2 Package information

Package information 4

Epoxy meets UL94, V0

In order to meet environmental requirements, ST offers these devices in ECOPACK® packages. These packages have a lead-free second level interconnect. The category of second level interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label. ECOPACK is an ST trademark. ECOPACK specifications are available at www.st.com.


SOT-666 dimensions Table 3.



	Dimensions							
Ref.	Mi	illimete	rs	Inches				
	Min.	Тур.	Max.	Min.	Тур.	Max.		
Α	0.45		0.60	0.018		0.024		
А3	0.08		0.18	0.003		0.007		
b	0.17		0.34	0.007		0.013		
b1	0.19	0.27	0.34	0.007	0.011	0.013		
D	1.50		1.70	0.059		0.067		
Е	1.50		1.70	0.059		0.067		
E1	1.10		1.30	0.043		0.051		
е		0.50			0.020			
L1		0.19			0.007			
L2	0.10	_	0.30	0.004		0.012		
L3		0.10			0.004			


Figure 20. SOT-666 footprint

Figure 21. SOT-666 marking



Package information USBLC6-2

Table 4. SOT23-6L dimensions




	Dimensions							
Ref.	Mi	illimete	ers	Inches				
	Min.	Тур.	Max.	Min.	Тур.	Max.		
Α	0.90		1.45	0.035		0.057		
A1	0		0.10	0		0.004		
A2	0.90		1.30	0.035		0.051		
b	0.35		0.50	0.014		0.020		
С	0.09		0.20	0.004		0.008		
D	2.80		3.05	0.11		0.118		
Е	1.50		1.75	0.059		0.069		
е		0.95			0.037			
Н	2.60		3.00	0.102		0.118		
L	0.10		0.60	0.004		0.024		
θ	0°		10°	0°		10°		

Figure 22. SOT23-6L footprint

3.50 2.30 1.10

Figure 23. SOT23-6L marking



USBLC6-2 Ordering information

5 Ordering information

 Table 5.
 Ordering information

Ordering code	Marking	Package	Weight	Base qty	Delivery mode
USBLC6-2SC6	UL26	SOT23-6L	16.7 mg	3000	Tape and reel
USBLC6-2P6	F	SOT-666	2.9 mg	3000	Tape and reel

6 Revision history

Table 6. Document revision history

Date Revision		Description of changes			
14-Mar-2005	1	First issue.			
07-Jun-2005	2	Format change to figure 3; no content changed.			
20-Mar-2008	3	Added marking illustrations - Figures 21 and 23. Added ECOPACK statement. Updated operating junction temperature range in absolute ratings, page 2. Technical information section updated. Reformatted to current standards.			

Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZE REPRESENTATIVE OF ST, ST PRODUCTS ARE NOT DESIGNED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS, WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

 $The \ ST \ logo \ is \ a \ registered \ trademark \ of \ STM icroelectronics. \ All \ other \ names \ are \ the \ property \ of \ their \ respective \ owners.$

© 2008 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

57