

# MX-COM, INC.

## MX355 MX365

### CTCSS ENCODER/DECODER

#### FEATURES:





- 38 CTCSS Tones + Notone
- TX/RX Audio Filters (MX365)
- TX Tone Phase Reversals
- Serial or Parallel Programming

#### BENEFITS:

- Scanning of any Channel
- Improved Sinad
- Squelch Tail Elimination
- Easy uP Interface

#### APPLICATIONS

- Mobile Radio
- Channel Sharing
- Wireless Intercom



107

## DESCRIPTION:

Voice on shared radio channels is multiplexed with a subaudible CTCSS tone as a means of directing messages among user groups licensed on the same RF frequency. Continuous Tone Controlled Squelch Systems (CTCSS) modulate the transmitter with a discrete tone, taken from a field of 38 in the range of 67 to 250 Hz — according to EIA standard RS-220A. Groups of radio receivers, segregated by common interest and assigned tone, demodulate the voice/tone mixture for voice messages to be heard.


The MX365 CTCSS Encoder/Decoder enhances voice/tone multiplexing with an on-chip filter that attenuates TX speech 40dB at 250Hz, while passing signals >300Hz with only  $\pm 1$ dB of ripple.

Early CTCSS designs did not filter TX speech, depending instead on the host transmitter's preemphasis network. At only 6dB/octave, their attenuation of speech components at the higher CTCSS tones was only a couple of dB, inducing talk-off.

The MX365 adds serial or parallel tone and TX/RX control selection, and a new LOAD/LATCH pin. A NOTONE program code has been included to permit scanning channels without CTCSS. Operation of the PTL switch during TX reverses the phase of the transmitted CTCSS tone, used in some radios to eliminate squelch tails.

The MX365 is a CMOS integrated circuit requiring a single 5-volt supply and a 1 MHz clock or crystal. The MX355 offers a pinout similar to the earlier generation MX345.

## MX355/MX365 EXTERNAL COMPONENT CONNECTIONS



### COMPONENT VALUES:

R1: 1 Mohm	C1: 0.1 uF	C5: 0.1 uF	C9: 0.1 uF
R2: 560 Kohm	C2: 33 pF	C6: 0.47 uF	C10: 0.1 uF
R3: 820 Kohm	C3: 33 pF	C7: 0.1 uF	C11: 0.1 uF
X1: 1 MHz	C4: 0.1 uF	C8: 0.1 uF	D1: small signal

### Tolerances:

Resistors	+/- 10%
Capacitors	+/- 20%
Xtal	+/- 0.1%

Figures 2 and 3: External Component Connection



## MX355/365 PIN FUNCTION TABLE

PIN			FUNCTION/DESCRIPTION
MX355 J,P	MX355 LH	MX365 (all)	
22	24	1	<b>VDD:</b> Positive Supply.
1	1	2	<b>Xtal/Clock I/P:</b> Input to on chip inverter used with a 1MHz Xtal or external clock source.
2	2	3	<b>Xtal:</b> Output of on chip inverter (clock output).
3	3	4	<b>Load/Latch:</b> Controls 8 on chip latches and is used to latch Rx/Tx, PTL, D0-D5. This pin is internally pulled to VDD. A logic '1' applied to this input puts the 8 latches in 'transparent' mode. A logic '0' applied to this input puts the 8 latches in the 'latched' mode. In parallel mode data is loaded and latched by logic 1 — 0 transition (see fig. 4). In serial mode data is loaded and latched by a 0 — 1 — 0 strobe pulse on this pin (see fig. 5).
4	4	5	<b>D5/Serial Enable 1:</b> Data input D5 (in parallel mode). A logic '1' applied to this input together with a logic '0' applied to D4/SERIAL/ENABLE 2 will put the device in 'Serial mode' (see fig. 5). This pin internally pulled to VDD.
5	5	6	<b>D4/Serial Enable 2:</b> Data input D4 (in parallel mode). A logic '0' applied to this input together with a logic '1' on pin 5 will place the device in 'serial mode' (see fig. 5). This pin internally pulled to VDD.
6	6	7	<b>D3/Serial Data:</b> Data input D3 (in parallel mode). In serial mode this pin becomes the serial data input for D5-D0, Rx/Tx, PTL (see fig. 5). D5 is clocked first and PTL last. This pin internally pulled to VDD.
7	7	8	<b>D2/Serial Clock:</b> Data D2 (in parallel mode). In serial mode this pin becomes the serial clock input. Data is clocked on the positive going edge (see fig. 5). This pin is internally pulled to VDD.
8	8	9	<b>D1:</b> Data D1 (in parallel mode). This pin internally pulled to VDD.
9	10	10	<b>D0:</b> Data D0 (in parallel mode). This pin internally pulled to VDD.
10	11	11	<b>VSS:</b> Negative supply.
11	12	12	<b>Decode Comparator Ref (I/P):</b> This pin is internally biased to VDD/3 or 2VDD/3 via 1M resistors depending on the logical state of the TONE DECODE O/P pin. TONE DEC O/P = 1 will bias this input 2VDD/3, a logic '0' will bias this input VDD/3. This input provides the decode comparator reference voltage, and switching of bias voltages provides hysteresis to reduce 'chatter' under marginal conditions.

## MX355/365 PIN FUNCTION TABLE (cont.)

PIN			FUNCTION/DESCRIPTION
MX355 J,P	MX355 LH	MX365 (all)	
12	13	13	<b>Rx Tone Decoder (O/P):</b> Gated output of the decode comparator. This output is used to gate the Rx Audio path. A logic '0' on this pin indicates a successful decode and that the 'decode comparator input' pin is more positive than the 'decode comparator ref' input (see table 1).
13	14	14	<b>Decode Comparator Input:</b> This is the inverting input of the decode comparator. This pin is normally connected to the integrated output of the 'rx tone detect' line.
14	16	15	<b>Rx Tone Detect (O/P):</b> In Rx mode this pin will go to logic '1' during a successful decode and must be externally integrated to control response and deresponse times (see table 1).
15	17	16	<b>Tx Tone O/P:</b> The CTCSS sinewave output appears on this pin under control of the Rx/Tx pin. This pin, when not transmitting a tone, may be biased to VDD-0.7V or O/C (see table 1). This pin is an emitter follower output with high impedance load, requiring capacitive coupling or a low impedance (<1KΩ) load to ground.
16	18	17	<b>Rx/Tx:</b> This input (in parallel mode) selects Rx or Tx modes (see fig. 2). In serial mode this function is serially loaded. This pin is internally pulled to VDD via a 1M resistor.
17	19	18	<b>PTL:</b> In parallel Rx mode this pin operates as a 'press to listen' function by enabling the Rx audio path, thus overriding the tone squelch function. In parallel Tx mode this pin reverses the phase of the transmitted CTCSS tone (used for squelch tail elimination). In serial mode this function is serially loaded (see fig. 2).
18	20	19	<b>Rx Audio Out:</b> This is the high pass filtered Receive audio output pin. This pin outputs audio when Rx TONE DECODE = 0, or PTL = 1 or NOTONE is programmed (see table 2). In Tx mode this pin is biased to VDD/2.
N/A	N/A	20	<b>Tx Audio Out:</b> This is the high pass filtered Transmit audio output pin. In Tx mode this pin outputs audio present at the 'Tx AUDIO INPUT' pin. In Rx mode this pin is biased to VDD/2.
19	21	21	<b>Bias:</b> This pin is the output of an internally generated VDD/2 bias level and would normally be externally decoupled to VSS via C7.
N/A	N/A	22	<b>Tx Audio I/P:</b> This is the Tx Audio input pin. In Tx mode audio may be prefiltered, using the Tx audio path, thus helping to avoid talkoff due to intermodulation of speech frequencies with the transmitted CTCSS tone. This pin is internally biased to VDD/2.
20	22	23	<b>Rx Audio Input:</b> This is the input to the audio high pass filter in Rx mode. This pin is internally biased to VDD/2.
21	23	24	<b>Tone Input:</b> This is the input to the CTCSS tone detector and is internally biased to VDD/2.

## **PARALLEL AND SERIAL MODE TIMING DIAGRAMS**



**Table 1 Truth table defining combinations of input/output conditions.**

D <sub>0</sub> -D <sub>5</sub>	Input Pin — Condition		Output Pin — Condition		Result/Function						
	Rx/Tx	PTL	Decode Comp Input	Rx Tone Detect	Tone Decode	Tone Transmitter Enabled	Tx Tone Phase Reversed	Tx Audio Path Enabled	Tone Decoder Enabled	Rx Audio Path Enabled	Notes
Tone	0	0	x	0	1	Yes	No	Yes	No	No (bias)	1a
Tone	0	1	x	0	1	Yes	Yes	Yes	No	No (bias)	1b
No tone	0	x	x	0	1	No (bias)	x	Yes	No	No (bias)	2
Tone	1	0	0	0	1	No (o/c)	x	No	Yes	No (bias)	3a
Tone	1	1	0	0	1	No (o/c)	x	No	Yes	Yes	3b
Tone	1	x	1	1	0	No (o/c)	x	No	Yes	Yes	4
No tone	1	x	x	x	0	No (o/c)	x	No	Yes	Yes	5

**Notes:**

- 1a. Normal tone transmit condition.
- 1b. Tone transmit with phase reversed.
- 2. 'NOTONE' programmed in Tx mode, tone transmit O/P set to V<sub>DD</sub>/2 - 0.7V. Tx audio path enabled.
- 3a. Normal decode standby.
- 3b. Normal decode standby with PTL used to enable audio.
- 4. Normal 'decode of correct CTCSS tone' condition, PTL has no effect.
- 5. 'NOTONE' programmed in Rx mode, tone transmit O/P (o/c), Rx audio path enabled.

**Table 2 Tone programming Truth table**

Nominal Freq. Hz	MX355/365 Frequency	Δf <sub>o</sub> %	D <sub>0</sub>	D <sub>1</sub>	Program D <sub>2</sub>	Inputs D <sub>3</sub>	D <sub>4</sub>	D <sub>5</sub>
67.0	67.05	+.07	1	1	1	1	1	1
71.9	71.90	0.0	1	1	1	1	1	0
74.4	74.35	-.07	0	1	1	1	1	1
77.0	76.96	-.05	1	1	1	1	0	0
79.7	79.77	+.09	1	0	1	1	1	1
82.5	82.59	+.10	0	1	1	1	1	0
85.4	85.38	-.02	0	0	1	1	1	1
88.5	88.61	+.13	0	1	1	1	0	0
91.5	91.58	+.09	1	1	0	1	1	1
94.8	94.76	-.04	1	0	1	1	1	0
97.4	97.29	-.011	0	1	0	1	1	1
100.0	99.96	-.04	1	0	1	1	0	0
103.5	103.43	-.07	0	0	1	1	1	0
107.2	107.15	-.05	0	0	1	1	0	0
110.9	110.77	-.12	1	1	0	1	1	0
114.8	114.64	-.14	1	1	0	1	0	0
118.8	118.80	0.0	0	1	0	1	1	0
123.0	122.80	-.17	0	1	0	1	0	0
127.3	127.08	-.17	1	0	0	1	1	0
131.8	131.67	-.10	1	0	0	1	0	0
136.5	136.61	+.08	0	0	0	1	1	0
141.3	141.32	+.02	0	0	0	1	0	0
146.2	146.37	+.12	1	1	1	0	1	0
151.4	151.09	-.20	1	1	1	0	0	0
156.7	156.88	+.11	0	1	1	0	1	0
162.2	162.31	+.07	0	1	1	0	0	0
167.9	168.14	+.14	1	0	1	0	1	0
173.8	173.48	-.19	1	0	1	0	0	0
179.9	180.15	+.14	0	0	1	0	1	0
186.2	186.29	+.05	0	0	1	0	0	0
192.8	192.86	+.03	1	1	0	0	1	0
203.5	203.65	+.07	1	1	0	0	0	0
210.7	210.17	-.25	0	1	0	0	1	0
218.1	218.58	+.22	0	1	0	0	0	0
225.7	226.12	+.18	1	0	0	0	1	0
233.6	234.19	+.25	1	0	0	0	0	0
241.8	241.08	-.30	0	0	0	0	1	0
250.3	250.28	-.01	0	0	0	0	0	0
Notone	Notone	—	0	0	0	0	1	1
Serial Input Mode			x	x	Clock	Data	0	1

# MX355/365 ELECTRICAL SPECIFICATIONS

## Absolute Maximum Ratings

Exceeding the maximum rating can result in device damage. Operation of the device outside the operating limits is not implied.

Supply voltage	– 0.3V to 7.0V		
Input voltage at any pin (ref $V_{SS} = 0V$ )	– 0.3V to ( $V_{DD} + 0.3V$ )		
Output sink/source current (total)	20mA		
Operating temperature range:	MX365J, MX355J	– 30°C to + 85°C	
	MX365P/LH, MX355P/LH	– 30°C to + 70°C	
Storage temperature range:	MX365J/MX355J	– 55°C to + 125°C	
	MX365P/LH, MX355P/LH	– 40°C to + 85°C	
Maximum device dissipation		100mW	

## Operating Limits

$V_{DD} = 5V$ ,  $T_{amb} = + 25^\circ C$ , 0dB ref = 300mVrms, Composite signal = 0dB 1kHz tone, – 12dB noise (band limited 6kHz gaussian white noise), – 20dBf<sub>o</sub> CTCSS tone.

Characteristic	See note	Min	Typ	Max	Unit
<b>Static Characteristics</b>					
Supply volts		4.5	5.0	5.5	V
Supply current (Tx)		3.5	—	—	mA
Supply current (Rx)		3.5	—	—	mA
Tone input impedance		1	—	—	MΩ
Audio input impedance		1	—	—	MΩ
Audio output impedance		1	—	—	kΩ
Digital input impedance	1	—	1	—	MΩ
Input logic '1'	1	70% $V_{DD}$	—	—	V
Input logic '0'	1	—	—	30% $V_{DD}$	V
Logic '1' output 1' source = 0.1mA	2	80% $V_{DD}$	—	—	V
Logic '0' output 1' sink – 0.1mA	2	—	—	20% $V_{DD}$	V
<b>Dynamic Characteristics</b>					
<b>Decoder</b>					
Decode input signal level	3	– 20	—	—	dB
Decode response time	3,6,8	—	—	250	ms
Deresponse time	3,6,8	—	180	250	ms
Decode selectivity	3	± 0.5	—	± 3	%f <sub>o</sub>
<b>Encoder</b>					
Tone output level (relative 775mVrms)		– 3	0	—	dB
Tone frequency accuracy (f <sub>o</sub> error)		– 0.3	—	+ 0.3	%f <sub>o</sub>
Risetime to 90% nominal o/p:					
f <sub>o</sub> >100Hz	4	—	15	—	ms
f <sub>o</sub> <100Hz	4	—	45	—	ms
Tone output load current		—	—	5	mA
Total harmonic distortion		—	2	5	%
Output level variation between tones		—	0.1	—	dB
<b>Audio Filter</b>					
Total harmonic distortion	5	—	2	5	%
Output noise level (input a.c. short circuit, audio switch enabled)		—	– 60	– 50	dB

Characteristics	See Note	Min	Typ	Max	Unit
<b>Audio Filter</b>					
Cutoff frequency		—	300	—	Hz
Bandpass ripple (300 — 3000 Hz)	5	— 1	—	+ 1	dB
Stopband attenuation <250 Hz	5	36	40	—	dB
Passband gain 1kHz		—	0	—	dB
<b>Audio Switch</b>					
Isolation	5	—	60	—	dB
<b>Serial Parallel Inputs</b>					
Parallel set up time tsp	7	400	—	—	ns
Load/Latch pulse width tl	7	400	—	—	ns
Serial Clock pulse width tc	7	400	—	—	ns
Serial set up time tss	7	400	—	—	ns
Serial Clock frequency	7	—	1	—	MHz

#### Notes

1. Refers to Rx/Tx, PTL, Decode Comparator Input,  $D_o$ ,  $D_1$ ,  $D_2$ ,  $D_3$ ,  $D_4$ ,  $D_5$ .
2. All logic outputs.
3. Composite Signal Test Condition.
4. Any programme tone and  $RL = 600$ ,  $CL = 15\text{pF}$ .  
Includes response to a phase reversal instruction.
5. 1kHz References = 0dB.
6.  $f_o > 100\text{Hz}$ , (for  $100\text{Hz} > f_o > 67\text{Hz}$ ):  

$$t = \frac{100}{f_o\text{Hz}} \times 250\text{ms}$$
7. See Figs. 6 & 7.
8. See Fig. 4.