

N-Channel Enhancement-Mode Vertical DMOS FETs

Ordering Information Standard Commercial Devices

BV _{DSS} /	R _{DS(ON)} (max)	I _{D(ON)}	Order Number / Package		
BV _{DGS}		(min)	TO-92		
60V	5.0Ω	0.75A	VN10KN3		

Features

- Free from secondary breakdown
- Low power drive requirement
- Ease of paralleling
- Low C_{ISS} and fast switching speeds
- Excellent thermal stability
- Integral Source-Drain diode
- High input impedance and high gain
- Complementary N- and P-channel devices

Applications

- Motor controls
- ☐ Converters
- Amplifiers
- Switches
- Power supply circuits
- Drivers (relays, hammers, solenoids, lamps, memories, displays, bipolar transistors, etc.)

Absolute Maximum Ratings

Drain-to-Source Voltage	BV_{DSS}
Drain-to-Gate Voltage	BV_{DGS}
Gate-to-Source Voltage	± 30V
Operating and Storage Temperature	-55°C to +150°C
Soldering Temperature*	300°C


^{*} Distance of 1.6 mm from case for 10 seconds.

Advanced DMOS Technology

These enhancement-mode (normally-off) transistors utilize a vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermally-induced secondary breakdown.

Supertex's vertical DMOS FETs are ideally suited to a wide range of switching and amplifying applications where high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

Package Option



11/12/01

Thermal Characteristics

Package	I _D (continuous) ^{1,2}	I _D (pulsed)	Power Dissipation @ T _C = 25°C	$^{ heta_{ extsf{jc}}}$ $^{\circ}$ C/W	$^{ heta_{ extsf{ja}}}$ $^{\circ}$ C/W	I _{DR}	I _{DRM}
TO-92	0.31A	1.0A	1.0W	125	170	0.31A	1.0A

Notes:

- 1. I_D (continuous) is limited by max rated T_i .
- 2. VN0106N3 can be used if an I_D (continuous) of 0.5 is needed.


Electrical Characteristics (@ 25°C unless otherwise specified)


Symbol	Parameter	Min	Тур	Max	Unit	Conditions	
BV _{DSS}	Drain-to-Source Breakdown Voltage	60			V	$V_{GS} = 0V, I_{D} = 100 \mu A$	
V _{GS(th)}	Gate Threshold Voltage	0.8		2.5	V	$V_{GS} = V_{DS}$, $I_D = 1mA$	
$\Delta V_{GS(th)}$	Change in V _{GS(th)} with Temperature		-3.8		mV/°C	$V_{GS} = V_{DS}$, $I_D = 1mA$	
I _{GSS}	Gate Body Leakage			100	nA	$V_{GS} = 15V, V_{DS} = 0V$	
I _{DSS}	Zero Gate Voltage Drain Current			10	μΑ	$V_{GS} = 0V, V_{DS} = 45V$	
				500	μΑ	V _{GS} = 0V, V _{DS} = 45V, T _A 125°C	
I _{D(ON)}	ON-State Drain Current	0.75			Α	V _{GS} = 10V, V _{DS} = 10V	
R _{DS(ON)}	Static Drain-to-Source ON-State Resistance			7.5	Ω	$V_{GS} = 5V, I_D = 0.2A$	
				5.0	Ω	V _{GS} = 10V, I _D = 500mA	
$\Delta R_{DS(th)}$	Change in R _{DS(th)} with Temperature		0.7		%/°C	$V_{GS} = 10V, I_D = 500mA,$	
G _{FS}	Forward Transconductance	100			m&	V _{DS} = 10V, I _D = 500mA	
C _{ISS}	Input Capacitance		48	60			
C _{OSS}	Common Source Output Capacitance		16	25	pF	$V_{DS} = 25V, V_{GS} = 0V$ f = 1 MHz	
C _{RSS}	Reverse Transfer Capacitance		2	5]	I = I IVIDZ	
t _(ON)	Turn-ON Time			10	ns	$V_{DD} = 15V, I_{D} = 0.6A,$	
t _(OFF)	Turn-OFF Time			10	1 115	$R_{GEN} = 25\Omega$	
V _{SD}	Diode Forward Voltage Drop		0.8		V	$V_{GS} = 0V, I_{SD} = 0.5A$	
t _{rr}	Reverse Recovery Time		160		ns	$V_{GS} = 0V, I_{SD} = 0.5A$	

Notes:


- 1. All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: $300\mu s$ pulse, 2% duty cycle.)
- 2. All A.C. parameters sample tested.


Switching Waveforms and Test Circuit








Typical Performance Curves

















Typical Performance Curves







On-Resistance vs. Gate-to-Source Voltage










Capacitance vs. Drain-to-Source Voltage



Transconductance vs Gate-Source Voltage

