## Features

- CD74HC652, CD74HCT652 $\qquad$ Non-Inverting
- Independent Registers for A and B Buses
- Three-State Outputs
- Drives 15 LSTTL Loads
- Typical Propagation Delay $=12 \mathrm{~ns}$ at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$
- Fanout (Over Temperature Range)
- Standard Outputs $\qquad$ 10 LSTTL Loads
- Bus Driver Outputs 15 LSTTL Loads
- Wide Operating Temperature Range ... $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- Alternate Source is Philips
- HC Types
- 2V to 6V Operation
- High Noise Immunity: $\mathrm{N}_{\mathrm{IL}}=30 \%, \mathrm{~N}_{\mathrm{IH}}=30 \%$ of $\mathrm{V}_{\mathrm{CC}}$ at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$
- HCT Types
- 4.5V to 5.5V Operation
- Direct LSTTL Input Logic Compatibility, $\mathrm{V}_{\mathrm{IL}}=0.8 \mathrm{~V}$ (Max), $\mathrm{V}_{\mathrm{IH}}=2 \mathrm{~V}$ (Min)
- CMOS Input Compatibility, $\mathrm{I}_{\mathrm{I}} \leq 1 \mu \mathrm{~A}$ at $\mathrm{V}_{\mathrm{OL}}, \mathrm{V}_{\mathrm{OH}}$


## Pinout

|  | $\begin{aligned} & \text { CD74HC652 } \\ & \text { (PDIP) } \\ & \text { CD74HCT652 } \\ & \text { ( SOIC) } \\ & \text { TOP VIEW } \end{aligned}$ |  |
| :---: | :---: | :---: |
| CAB 1 | $\checkmark$ | 24 vcc |
| SAB 2 |  | 23 CBA |
| $\mathrm{OE}_{\mathrm{AB}}-3$ |  | 22 SBA |
| A0 4 |  | $21 \mathrm{OE}_{B A}$ |
| A1 5 |  | 20 Bo |
| A2 6 |  | 19 B 1 |
| A3 7 |  | 18 B2 |
| A4 8 |  | 17 B 3 |
| A5 9 |  | 16 B4 |
| A6 10 |  | 15 B5 |
| A7 11 |  | 14 B6 |
| GND 12 |  | $13 \mathrm{B7}$ |

## Description

The CD74HC652 and CD74HCT652 three-state, octal-bus transceiver/registers use silicon-gate CMOS technology to achieve operating speeds similar to LSTTL with the low power consumption of standard CMOS integrated circuits. The CD74HC652 and CD74HCT652 have non-inverting outputs. These devices consists of bus transceiver circuits, D-type flipflops, and control circuitry arranged for multiplexed transmission of data directly from the data bus or from the internal storage registers. Output Enables $\mathrm{OE}_{\mathrm{AB}}$ and $\mathrm{OE}_{\mathrm{BA}}$ are provided to control the transceiver functions. SAB and SBA control pins are provided to select whether real-time or stored data is transferred. The circuitry used for select control will eliminate the typical decoding glitch that occurs in a multiplexer during the transition between stored and real-time data. A LOW input level selects real-time data, and a HIGH selects stored data. The following examples demonstrates the four fundamentals bus-management functions that can be performed with the octal-bus transceivers and registers.

Data on the A or B data bus, or both, can be stored in the internal $D$ flip-flops by low-to-high transitions at the appropriate clock pins (CAB or CBA) regardless of the select of the control pins. When SAB and SBA are in the real-time transfer mode, it is also possible to store data without using the D-type flip-flops by simultaneously enabling $\mathrm{OE}_{\mathrm{AB}}$ and $\mathrm{OE}_{\mathrm{BA}}$. In this configuration, each output reinforces its input. Thus, when all other data sources to the two sets of bus lines are at high impedance, each set of bus lines will remain at its last state.

## Ordering Information

| PART NUMBER | TEMP. RANGE <br> $\left({ }^{\circ} \mathbf{C}\right)$ | PACKAGE |
| :--- | :---: | :--- |
| CD74HC652EN | -55 to 125 | 24 Ld PDIP |
| CD74HCT652M | -55 to 125 | 24 Ld SOIC |
| CD74HCT652M96 | -55 to 125 | 24 Ld SOIC |

NOTE: When ordering, use the entire part number. The suffix 96 denotes tape and reel.

## Functional Diagram



FUNCTION TABLE

| INPUTS |  |  |  |  |  | DATA I/O |  | OPERATION OR FUNCTION |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{OE}_{\text {AB }}$ | $\overline{O E}_{B A}$ | CAB | CBA | SAB | SBA | A0 THRU A7 | B0 THRU B7 | 651 | 652 |
| L | H | H or L | H or L | X | X | Input | Input | Isolation (Note 1) | Isolation (Note 1) |
| L | H | $\uparrow$ | $\uparrow$ | X | X |  |  | Store A and B Data | Store A and B Data |
| X | H | $\uparrow$ | H or L | X | X | Input | Unspecified (Note 2) | Store A, Hold B | Store A, Hold B |
| H | H | $\uparrow$ | $\uparrow$ | (Note 3) | X | Input | Output | Store A in Both Registers | Store A in Both Registers |
| L | X | H or L | $\uparrow$ | X | X | Unspecified (Note 2) | Input | Hold A, Store B | Hold A, Store B |
| L | L | $\uparrow$ | $\uparrow$ | X | $\begin{gathered} x \\ (\text { Note 3) } \end{gathered}$ | Output | Input | Store B in Both Registers | Store B in Both Registers |
| L | L | X | X | X | L | Output | Input | Real-Time B Data to A Bus | Real-Time B Data to A Bus |
| L | L | X | H or L | X | H |  |  | Stored B Data to A Bus | Stored B Data to A Bus |
| H | H | X | X | L | X | Input | Output | Real-Time A Data to B Bus | Real-Time A Data to B Bus |
| H | H | H or L | X | H | X |  |  | Stored A Data to B Bus | Stored A Data to B Bus |
| H | L | H or L | H or L | H | H | Output | Output | Stored A Data to B Bus and | Stored A Data to B Bus |
|  |  |  |  |  |  |  |  | Stored B Data to A Bus | Stored B Data to A Bus |

NOTES:

1. To prevent excess currents in the High-Z (isolation) modes, all I/O terminals should be terminated with $10 \mathrm{k} \Omega$ to $1 \mathrm{M} \Omega$ resistors.
2. The data output functions may be enabled or disabled by various signals at the $\mathrm{OE}_{\mathrm{AB}}$ or $\overline{\mathrm{OE}}_{\mathrm{BA}}$ inputs. Data input functions are always enabled; i.e., data at the bus pins will be stored on every low-to-high transition on the clock inputs.
3. Select Control $=$ L: Clocks can occur simultaneously.

Select Control = H: Clocks must be staggered in order to load both registers.


Absolute Maximum Ratings
DC Supply Voltage, $\mathrm{V}_{\mathrm{CC}}$
(Voltages Referenced to Ground)
d) . $\qquad$ -0.5 V to 7 V
DC Input Diode Current, $\mathrm{I}_{\mathrm{IK}}$
For $\mathrm{V}_{1}<-0.5 \mathrm{~V}$ or $\mathrm{V}_{1}>\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$.
DC Drain Current, IO
For $-0.5 \mathrm{~V}<\mathrm{V}_{\mathrm{O}}<\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$.
DC Output Diode Current, IOK For $\mathrm{V}_{\mathrm{O}}<-0.5 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{O}}>\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$
DC Output Source or Sink Current per Output Pin, IO For $\mathrm{V}_{\mathrm{O}}>-0.5 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{O}}<\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$ $\qquad$ DC $\mathrm{V}_{\mathrm{CC}}$ or Ground Current, ICC $\qquad$ .$\pm 25 \mathrm{~mA}$ .$\pm 50 \mathrm{~mA}$

## Thermal Information

$\begin{array}{ll}\text { Thermal Resistance (Typical) } \\ \text { EN (PDIP) Package (Note 4) } \ldots \ldots \ldots \ldots \ldots \ldots . & \theta_{\mathrm{JA}}\left({ }^{\circ} \mathrm{C} / \mathrm{W}\right) \\ \text { M (SOIC) Package (Note 5) . . . . . . . . . . . . . . . . } & 67 \\ & 46\end{array}$
Maximum Junction Temperature (Hermetic Package or Die) ... $175^{\circ} \mathrm{C}$
Maximum Junction Temperature (Plastic Package) . ........ $150^{\circ} \mathrm{C}$
Maximum Storage Temperature Range . . . . . . . . . $65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
Maximum Lead Temperature (Soldering 10s) . . . . . . . . . . . . . $300^{\circ} \mathrm{C}$
(SOIC - Lead Tips Only)

## Operating Conditions



CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTES:
4. The package thermal impedance is calculated in accordance with JESD 51-3.
5. The package thermal impedance is calculated in accordance with JESD 51-7.

## DC Electrical Specifications

| PARAMETER | SYMBOL | TEST CONDITIONS |  | $\mathrm{V}_{\mathrm{Cc}}(\mathrm{V})$ | $25^{\circ} \mathrm{C}$ |  |  | $-40^{\circ} \mathrm{C}$ тO $85^{\circ} \mathrm{C}$ |  | ${ }_{-55}{ }^{\circ} \mathrm{C}$ TO $125^{\circ} \mathrm{C}$ |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | VI(V) | $\mathrm{V}_{\text {IS }}(\mathrm{V})$ |  | MIN | TYP | MAX | MIN | MAX | MIN | MAX |  |
| HC TYPES |  |  |  |  |  |  |  |  |  |  |  |  |
| High Level Input Voltage | $\mathrm{V}_{\mathrm{IH}}$ | - | - | 2 | 1.5 | - | - | 1.5 | - | 1.5 | - | V |
|  |  |  |  | 4.5 | 3.15 | - | - | 3.15 | - | 3.15 | - | V |
|  |  |  |  | 6 | 4.2 | - | - | 4.2 | - | 4.2 | - | V |
| Low Level Input Voltage | $\mathrm{V}_{\mathrm{IL}}$ | - | - | 2 | - | - | 0.3 | - | 0.3 | - | 0.3 | V |
|  |  |  |  | 4.5 | - | - | 0.9 | - | 0.9 | - | 0.9 | V |
|  |  |  |  | 6 | - | - | 1.2 | - | 1.2 | - | 1.2 | V |
| High Level Output Voltage CMOS Loads | $\mathrm{V}_{\mathrm{OH}}$ | $\begin{aligned} & \hline \mathrm{V}_{\mathrm{IH}} \text { or } \\ & \mathrm{V}_{\mathrm{IL}} \end{aligned}$ | -0.02 | 2 | 1.9 | - | - | 1.9 | - | 1.9 | - | V |
|  |  |  | -0.02 | 4.5 | 4.4 | - | - | 4.4 | - | 4.4 | - | V |
|  |  |  | -0.02 | 6 | 5.9 | - | - | 5.9 | - | 5.9 | - | V |
| High Level Output Voltage <br> TTL Loads |  |  | - | - | - | - | - | - | - | - | - | V |
|  |  |  | -6 | 4.5 | 3.98 | - | - | 3.84 | - | 3.7 | - | V |
|  |  |  | -7.8 | 6 | 5.48 | - | - | 5.34 | - | 5.2 | - | V |
| Low Level Output Voltage CMOS Loads | $\mathrm{V}_{\mathrm{OL}}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{IH}} \text { or } \\ & \mathrm{V}_{\mathrm{IL}} \end{aligned}$ | 0.02 | 2 | - | - | 0.1 | - | 0.1 | - | 0.1 | V |
|  |  |  | 0.02 | 4.5 | - | - | 0.1 | - | 0.1 | - | 0.1 | V |
|  |  |  | 0.02 | 6 | - | - | 0.1 | - | 0.1 | - | 0.1 | V |
| Low Level Output Voltage TTL Loads |  |  | - | - | - | - | - | - | - | - | - | V |
|  |  |  | 6 | 4.5 | - | - | 0.26 | - | 0.33 | - | 0.4 | V |
|  |  |  | 7.8 | 6 | - | - | 0.26 | - | 0.33 | - | 0.4 | V |

## DC Electrical Specifications (Continued)

| PARAMETER | SYMBOL | TEST CONDITIONS |  | $\mathrm{V}_{\mathrm{cc}}(\mathrm{V})$ | $25^{\circ} \mathrm{C}$ |  |  | $-40^{\circ} \mathrm{C}$ TO $85^{\circ} \mathrm{C}$ |  | ${ }_{-55}{ }^{\circ} \mathrm{C}$ TO $125^{\circ} \mathrm{C}$ |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\mathrm{V}_{1}(\mathrm{~V})$ | $\mathrm{V}_{\text {IS }}$ (V) |  | MIN | TYP | MAX | MIN | MAX | MIN | MAX |  |
| Input Leakage Current | I | $\begin{gathered} \mathrm{V}_{\mathrm{CC}} \text { or } \\ \mathrm{GND} \end{gathered}$ | - | 6 | - | - | $\pm 0.1$ | - | $\pm 1$ | - | $\pm 1$ | $\mu \mathrm{A}$ |
| Quiescent Device Current | Icc | $\begin{gathered} \mathrm{V}_{\mathrm{CC}} \text { or } \\ \mathrm{GND} \end{gathered}$ | 0 | 6 | - | - | 8 | - | 80 | - | 160 | $\mu \mathrm{A}$ |
| Three- State Leakage Current | $\mathrm{V}_{\text {IL }}$ or $\mathrm{V}_{\text {IH }}$ | $\begin{gathered} \mathrm{V}_{\mathrm{O}}= \\ \mathrm{v}_{\mathrm{CC}} \text { or } \\ \mathrm{GND} \end{gathered}$ | - | 6 | - | - | $\pm 0.5$ | - | $\pm 5.0$ | - | $\pm 10$ | $\mu \mathrm{A}$ |
| HCT TYPES |  |  |  |  |  |  |  |  |  |  |  |  |
| High Level Input Voltage | $\mathrm{V}_{\mathrm{IH}}$ | - | - | $\begin{gathered} \hline 4.5 \text { to } \\ 5.5 \end{gathered}$ | 2 | - | - | 2 | - | 2 | - | V |
| Low Level Input Voltage | $\mathrm{V}_{\mathrm{IL}}$ | - | - | $\begin{gathered} \hline 4.5 \text { to } \\ 5.5 \end{gathered}$ | - | - | 0.8 | - | 0.8 | - | 0.8 | V |
| High Level Output Voltage CMOS Loads | $\mathrm{V}_{\mathrm{OH}}$ | $\begin{gathered} \mathrm{V}_{\mathrm{IH} \text { or }} \\ \mathrm{V}_{\mathrm{IL}} \end{gathered}$ | -0.02 | 4.5 | 4.4 | - | - | 4.4 | - | 4.4 | - | V |
| High Level Output Voltage <br> TTL Loads |  |  | -6 | 4.5 | 3.98 | - | - | 3.84 | - | 3.7 | - | V |
| Low Level Output Voltage CMOS Loads | $\mathrm{V}_{\text {OL }}$ | $\begin{gathered} \mathrm{V}_{\mathrm{IH}} \text { or } \\ \mathrm{V}_{\mathrm{IL}} \end{gathered}$ | 0.02 | 4.5 | - | - | 0.1 | - | 0.1 | - | 0.1 | V |
| Low Level Output Voltage <br> TTL Loads |  |  | 6 | 4.5 | - | - | 0.26 | - | 0.33 | - | 0.4 | V |
| Input Leakage Current | 1 | $\mathrm{V}_{\mathrm{CC}}$ and GND | 0 | 5.5 | - |  | $\pm 0.1$ | - | $\pm 1$ | - | $\pm 1$ | $\mu \mathrm{A}$ |
| Quiescent Device Current | ICC | $\mathrm{V}_{\mathrm{CC}}$ or GND | 0 | 5.5 | - | - | 8 | - | 80 | - | 160 | $\mu \mathrm{A}$ |
| Three- State Leakage Current | $\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\mathrm{IH}}$ | $\begin{gathered} \mathrm{V}_{\mathrm{O}}= \\ \mathrm{V}_{\mathrm{CC}} \text { or } \\ \mathrm{GND} \end{gathered}$ | - | 5.5 | - | - | $\pm 0.5$ | - | $\pm 5.0$ | - | $\pm 10$ | $\mu \mathrm{A}$ |
| Additional Quiescent Device Current Per Input Pin: 1 Unit Load | ${ }^{\Delta} \mathrm{l}_{\mathrm{CC}}$ (Note 6) | $\begin{aligned} & \hline \mathrm{V}_{\mathrm{CC}} \\ & -2.1 \end{aligned}$ | - | $\begin{gathered} \hline 4.5 \text { to } \\ 5.5 \end{gathered}$ | - | 100 | 360 | - | 450 | - | 490 | $\mu \mathrm{A}$ |

NOTE:
6. For dual-supply systems theoretical worst case $\left(\mathrm{V}_{\mathrm{I}}=2.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=5.5 \mathrm{~V}\right)$ specification is 1.8 mA .

HCT Input Loading Table

| INPUT | UNIT LOADS |
| :---: | :---: |
| $\overline{\mathrm{OE}}_{\mathrm{BA}}$ | 1.3 |
| $\mathrm{OE}_{\mathrm{AB}}$ | 0.75 |
| Clock A to $\mathrm{B}, \mathrm{B}$ to A | 0.6 |
| Select A, Select B | 0.45 |
| Inputs $\mathrm{A}_{0}-\mathrm{A}_{7}, \mathrm{~B}_{0}-\mathrm{B}_{7}$ | 0.3 |

NOTE: Unit Load is $\Delta_{\text {CC }}$ limit specified in DC Electrical Specifications table, e.g., $360 \mu \mathrm{~A}$ max at $25^{\circ} \mathrm{C}$.

Prerequisite for Switching Specifications

| PARAMETER | SYMBOL | $\mathrm{V}_{\mathrm{Cc}}(\mathrm{V})$ | $25^{\circ} \mathrm{C}$ |  |  | $-40^{\circ} \mathrm{C}$ TO $85{ }^{\circ} \mathrm{C}$ |  |  | ${ }_{-55}{ }^{\circ} \mathrm{C}$ TO $125^{\circ} \mathrm{C}$ |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| HC TYPES |  |  |  |  |  |  |  |  |  |  |  |  |
| Maximum Clock Frequency | $\mathrm{f}_{\text {MAX }}$ | 2 | 6 | - | - | 5 | - | - | 4 | - | - | MHz |
|  |  | 4.5 | 30 | - | - | 25 | - | - | 20 | - | - | MHz |
|  |  | 6 | 35 | - | - | 29 | - | - | 23 | - | - | MHz |
| Setup Time Data to Clock | tsu | 2 | 60 | - | - | 75 | - | - | 90 | - | - | ns |
|  |  | 4.5 | 12 | - | - | 15 | - | - | 18 | - | - | ns |
|  |  | 6 | 10 | - | - | 13 | - | - | 15 | - | - | ns |
| Hold Time <br> Data to Clock | ${ }_{\text {t }}^{\mathrm{H}}$ | 2 | 35 | - | - | 45 | - | - | 55 | - | - | ns |
|  |  | 4.5 | 7 | - | - | 9 | - | - | 11 | - | - | ns |
|  |  | 6 | 6 | - | - | 8 | - | - | 9 | - | - | ns |
| Clock Pulse Width | tw | 2 | 80 | - | - | 100 | - | - | 120 | - | - | ns |
|  |  | 4.5 | 16 | - | - | 20 | - | - | 24 | - | - | ns |
|  |  | 6 | 14 | - | - | 17 | - | - | 20 | - | - | ns |
| HCT TYPES |  |  |  |  |  |  |  |  |  |  |  |  |
| Maximum Clock Frequency | $f_{\text {MAX }}$ | 4.5 | 25 | - | - | 20 | - | - | 17 | - | - | MHz |
| Setup Time Data to Clock | tsu | 4.5 | 12 | - | - | 15 | - | - | 18 | - | - | ns |
| Hold Time Data to Clock | $\mathrm{t}_{\mathrm{H}}$ | 4.5 | 5 | - | - | 5 | - | - | 5 | - | - | ns |
| Clock Pulse Width | tw | 4.5 | 25 | - | - | 31 | - | - | 38 | - | - | ns |

Switching Specifications input $t_{r}, t_{f}=6 n s$

| PARAMETER | SYMBOL | TEST CONDITIONS | $V_{C C}$ <br> (V) | $25^{\circ} \mathrm{C}$ |  |  | $-40^{\circ} \mathrm{C}$ TO $85{ }^{\circ} \mathrm{C}$ |  | $-55^{\circ} \mathrm{C}$ TO $125^{\circ} \mathrm{C}$ |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MIN | MAX | MIN | MAX |  |
| HC TYPES |  |  |  |  |  |  |  |  |  |  |  |
| Propagation Delay, Store A Data to B Bus Store B Data to A Bus | $\mathrm{tPLH}^{\text {, }}$ tPHL | $C_{L}=50 \mathrm{pF}$ | 2 | - | - | 220 | - | 275 | - | 300 | ns |
|  |  |  | 4.5 | - | - | 44 | - | 55 | - | 66 | ns |
|  |  |  | 6 | - | - | 37 | - | 47 | - | 5.6 | ns |
|  |  | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ | 5 | - | 18 | - | - | - | - | - | ns |
| Propagation Delay, A Data to B Bus B Data to A Bus | $\mathrm{t}_{\text {PLH }}, \mathrm{t}_{\text {PHL }}$ | $C_{L}=50 \mathrm{pF}$ | 2 | - | - | 135 | - | 170 | - | 205 | ns |
|  |  |  | 4.5 | - | - | 27 | - | 34 | - | 41 | ns |
|  |  |  | 6 | - | - | 23 | - | 29 | - | 35 | ns |
|  |  | $C_{L}=15 \mathrm{pF}$ | 5 | - | 12 | - | - | - | - | - | ns |
| Propagation Delay, Select to Data | $\mathrm{t}_{\text {PLH }}, \mathrm{t}_{\text {PHL }}$ | $C_{L}=50 \mathrm{pF}$ | 2 | - | - | 170 | - | 215 | - | 255 | ns |
|  |  |  | 4.5 | - | - | 34 | - | 43 | - | 51 | ns |
|  |  |  | 6 | - | - | 29 | - | 37 | - | 43 | ns |
|  |  | $C_{L}=15 \mathrm{pF}$ | 5 | - | 14 | - | - | - | - | - | ns |

Switching Specifications Input $t_{r}, t_{f}=6 n s$ (Continued)

| PARAMETER | SYMBOL | TEST CONDITIONS | $\mathrm{V}_{\mathrm{cc}}$(V) | $25^{\circ} \mathrm{C}$ |  |  | $-40^{\circ} \mathrm{C}$ TO $85^{\circ} \mathrm{C}$ |  | $-55^{\circ} \mathrm{C}$ TO $125^{\circ} \mathrm{C}$ |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MIN | MAX | MIN | MAX |  |
| Three-State Disabling Time Bus to Output or Register to Output | tplZ, $^{\text {t }}$ PHZ | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | 2 | - | - | 175 | - | 220 | - | 265 | ns |
|  |  |  | 4.5 | - | - | 35 | - | 44 | - | 53 | ns |
|  |  |  | 6 | - | - | 30 | - | 37 | - | 45 | ns |
|  |  | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ | 5 | - | 14 | - | - | - | - | - | ns |
| Three-State Enabling Time Bus to Output or Register to Output | $\mathrm{t}_{\text {PLL }}$, tPZH | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | 2 | - | - | 175 | - | 220 | - | 265 | ns |
|  |  |  | 4.5 | - | - | 35 | - | 44 | - | 53 | ns |
|  |  |  | 6 | - | - | 30 | - | 37 | - | 45 | ns |
|  |  | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ | 5 | - | 14 | - | - | - | - | - | ns |
| Output Transition Time | $\mathrm{t}_{\text {TLH }}, \mathrm{t}_{\text {THL }}$ | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | 2 | - | - | 60 | - | 75 | - | 90 | ns |
|  |  |  | 4.5 | - | - | 12 | - | 15 | - | 18 | ns |
|  |  |  | 6 | - | - | 10 | - | 13 | - | 15 | ns |
| Three-State Output Capacitance | $\mathrm{C}_{\mathrm{O}}$ | - | - | - | - | 20 | - | 20 | - | 20 | pF |
| Input Capacitance | $\mathrm{Cl}_{1}$ | - | - | - | - | 10 | - | 10 | - | 10 | pF |
| Maximum Frequency | $\mathrm{f}_{\text {MAX }}$ | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ | 5 | - | 60 | - | - | - | - | - | MHz |
| Power Dissipation Capacitance (Notes 7, 8) | $\mathrm{CPD}^{\text {P }}$ | - | 5 | - | 52 | - | - | - | - | - | pF |
| HCT TYPES |  |  |  |  |  |  |  |  |  |  |  |
| Propagation Delay, Store A Data to B Bus Store B Data to A Bus | $\mathrm{t}_{\text {PLH }}$, tPHL | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | 4.5 | - | - | 44 | - | 55 | - | 66 | ns |
|  |  | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ | 5 | - | 18 | - | - | - | - | - | ns |
| Propagation Delay, A Data to B Bus B Data to A Bus | tPLH tPHL | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | 4.5 | - | - | 37 | - | 46 | - | 56 | ns |
|  |  | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ | 5 | - | 15 | - | - | - | - | - | ns |
| Propagation Delay, Select to Data | ${ }_{\text {tPLH, }}$ tPHL | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | 4.5 | - | - | 46 | - | 58 | - | 69 | ns |
|  |  | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ | 5 | - | 19 | - | - | - | - | - | ns |
| Three-State Disabling Time Bus to Output or Register to Output | $t_{\text {PLZ }}, \mathrm{t}_{\text {PHZ }}$ | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | 4.5 | - | - | 35 | - | 44 | - | 53 | ns |
|  |  | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ | 5 | - | 14 | - | - | - | - | - | ns |
| Three-State Enabling Time Bus to Output or Register to Output | $\mathrm{t}_{\text {PZL }}, \mathrm{t}_{\text {PZ }}$ | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | 4.5 | - | - | 45 | - | 56 | - | 68 | ns |
|  |  | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ | 5 | - | 19 | - | - | - | - | - | ns |
| Output Transition Time | $\mathrm{t}_{\text {TLH }}, \mathrm{t}_{\text {THL }}$ | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | 4.5 | - | - | 12 | - | 15 | - | 18 | ns |
| Three-State Output Capacitance | $\mathrm{C}_{\mathrm{O}}$ | - | - | - | - | 20 | - | 20 | - | 20 | pF |
| Input Capacitance | $\mathrm{Cl}_{1}$ | - | - | - | - | 10 | - | 10 | - | 10 | pF |
| Maximum Frequency | $\mathrm{f}_{\text {MAX }}$ | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ | 5 | - | 45 | - | - | - | - | - | MHz |
| Power Dissipation Capacitance (Notes 7, 8) | $\mathrm{CPD}^{\text {P }}$ | - | 5 | - | 52 | - | - | - | - | - | pF |

## NOTES:

7. $\mathrm{C}_{P D}$ is used to determine the dynamic power consumption, per package.
8. $P_{D}=V_{C C}{ }^{2} C_{P D} f_{i}+\Sigma V_{C C}{ }^{2} C_{L} f_{o}$ where $f_{i}=$ input frequency, $f_{o}=$ output frequency, $C_{L}=$ output load capacitance, $C_{S}=$ switch capacitance, $\mathrm{V}_{\mathrm{CC}}=$ supply voltage.

## Test Circuits and Waveforms



NOTE: Outputs should be switching from $10 \% \mathrm{~V}_{\mathrm{CC}}$ to $90 \% \mathrm{~V}_{\mathrm{CC}}$ in accordance with device truth table. For $f_{M A X}$, input duty cycle $=50 \%$.

FIGURE 2. HC CLOCK PULSE RISE AND FALL TIMES AND PULSE WIDTH


FIGURE 4. HC TRANSITION TIMES AND PROPAGATION DELAY TIMES, COMBINATION LOGIC


NOTE: Outputs should be switching from $10 \% \mathrm{~V}_{\mathrm{CC}}$ to $90 \% \mathrm{~V}_{\mathrm{CC}}$ in accordance with device truth table. For $\mathrm{f}_{\mathrm{MAX}}$, input duty cycle $=50 \%$.

FIGURE 3. HCT CLOCK PULSE RISE AND FALL TIMES AND PULSE WIDTH


FIGURE 5. HCT TRANSITION TIMES AND PROPAGATION DELAY TIMES, COMBINATION LOGIC

## Test Circuits and Waveforms (Continued)



FIGURE 6. HC SETUP TIMES, HOLD TIMES, REMOVAL TIME, AND PROPAGATION DELAY TIMES FOR EDGE TRIGGERED SEQUENTIAL LOGIC CIRCUITS


FIGURE 8. HC THREE-STATE PROPAGATION DELAY WAVEFORM


FIGURE 7. HCT SETUP TIMES, HOLD TIMES, REMOVAL TIME, AND PROPAGATION DELAY TIMES FOR EDGE TRIGGERED SEQUENTIAL LOGIC CIRCUITS


FIGURE 9. HCT THREE-STATE PROPAGATION DELAY WAVEFORM


NOTE: Open drain waveforms tpLZ and $t_{P Z L}$ are the same as those for three-state shown on the left. The test circuit is Output $R_{L}=1 \mathrm{k} \Omega$ to $\mathrm{V}_{\mathrm{CC}}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$.

FIGURE 10. HC AND HCT THREE-STATE PROPAGATION DELAY TEST CIRCUIT

## PACKAGING INFORMATION

| Orderable Device | Status ${ }^{(1)}$ | Package <br> Type | Package <br> Drawing | Pins Package <br> Qty | Eco Plan ${ }^{(2)}$ | Lead/Ball Finish | MSL Peak Temp ${ }^{(3)}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CD74HC652EN | ACTIVE | PDIP | NT | 24 | 15 | Pb-Free <br> (RoHS) | CU NIPDAU | Level-NC-NC-NC |
| CD74HCT652M | ACTIVE | SOIC | DW | 24 | 25 |  <br> no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| CD74HCT652M96 | ACTIVE | SOIC | DW | 24 | 2000 |  <br> no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| CD74HCT652M96E4 | ACTIVE | SOIC | DW | 24 | 2000 |  <br> no Sb/Br) $)$ | CU NIPDAU | Level-1-260C-UNLIM |

${ }^{(1)}$ The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but Tl does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
${ }^{(2)}$ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS \& no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb -Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed $0.1 \%$ by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Green (RoHS \& no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants ( Br or Sb do not exceed $0.1 \%$ by weight in homogeneous material)
${ }^{(3)}$ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.

DW (R-PDSO-G24)

## PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion not to exceed $0.006(0,15)$.
D. Falls within JEDEC MS-013 variation AD.

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to Tl's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with Tl's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI .

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. Tl is not responsible or liable for such altered documentation.

Resale of Tl products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. Tl is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

## Products

## Applications

| Amplifiers | amplifier.ti.com | Audio | www.ti.com/audio |
| :--- | :--- | :--- | :--- |
| Data Converters | dataconverter.ti.com | Automotive | www.ti.com/automotive |
| DSP | dsp.ti.com | Broadband | www.ti.com/broadband |
| Interface | interface.ti.com | Digital Control | www.ti.com/digitalcontrol |
| Logic | logic.ti.com | Military | www.ti.com/military |
| Power Mgmt | power.ti.com | Optical Networking | www.ti.com/opticalnetwork |
| Microcontrollers | microcontroller.ti.com | Security | www.ti.com/security |
|  |  | Telephony | www.ti.com/telephony |
|  |  | Video \& Imaging | www.ti.com/video |
|  |  | Wireless | www.ti.com/wireless |

Mailing Address: Texas Instruments<br>Post Office Box 655303 Dallas, Texas 75265

Copyright © 2005, Texas Instruments Incorporated

