Electrical characteristics for TMS416400/P and TMS417400/P is Production Data. Electrical characteristics for TMS426400/P and TMS427400/P is Product Preview only.

- Organization . . . 4194304 × 4
- Single 5 V Power Supply for TMS41x400/P (±10% Tolerance)
- Single 3.3 V Power Supply for TMS42x400/P (±0.3 V Tolerance)
- Performance Ranges:

	ACCESS	ACCESS TIME	ACCESS	READ OR WRITE
	tRAC MAX	tCAC MAX	t _{AA} MAX	CYCLE MIN
'4xx400/P-60	60 ns	15 ns	30 ns	110 ns
'4xx400/P-70	70 ns	18 ns	35 ns	130 ns
'4xx400/P-80	80 ns	20 ns	40 ns	150 ns

- Enhanced Page-Mode Operation With CAS-Before-RAS (CBR) Refresh
- Long Refresh Period and Self-Refresh Option (TMS4xx400P)
- 3-State Unlatched Output
- Low Power Dissipation
- High-Reliability Plastic 24/26-Lead 300-Mil-Wide Surface-Mount Small-Outline J-Lead (SOJ) Package and 24/26-Lead Surface-Mount Thin Small-Outline Package (TSOP)
- Operating Free-Air Temperature Range: 0°C to 70°C
- EPICTM (Enhanced Performance Implanted CMOS) Technology

	J PACK			DGA PACKAGE (TOP VIEW)					
DQ2 C	1	26 V _S 25 DC 24 DC 23 CA 22 OE 21 A9	04 DQ1 [03 DQ2 [S W [1° 2 3 4 5	26 25 24 23 22 21	V _{SS} DQ4 DQ3 CAS OE A9			
A0	8 9 10 11 12	19 A8 A7 17 A6 16 A5 15 A4 14 Vs	A10 [A0 [A1 [A2 [A3 [S VCC [8 9 10 11 12 13	19 18 17 16 15	A8 A7 A6 A5 A4 VSS			

PIN	NOMENCLATURE
A0-A11 [†]	Address Inputs
CAS	Column-Address Strobe
DQ1-DQ4	Data In/Data Out
ŌĒ	Output Enable
NC	No Internal Connection
RAS	Row-Address Strobe
VCC	5-V or 3.3-V Supply [‡]
VSS	Ground
W	Write Enable

[†] A11 is NC for TMS4x7400/P.

description

The TMS4xx400 is a set of high-speed, 16777216-bit dynamic random-access memories organized as 4194304 words of 4 bits each. The TMS4xx400P series are high-speed, low-power, self-refresh, 16777216-bit dynamic random-access memories organized as 4194304 words of 4 bits each. The TMS4xx400 and TMS4xx400P employ state-of-the-art EPIC™ (Enhanced Performance Implanted CMOS) technology for high performance, reliability, and low power.

AVAILABLE OPTIONS

DEVICE	POWER SUPPLY	SELF REFRESH BATTERY BACKUP	REFRESH CYCLES
TMS416400	5 V	_	4096 in 64 ms
TMS416400P	5 V	Yes	4096 in 128 ms
TMS417400	5 V	_	2048 in 32 ms
TMS417400P	5 V	Yes	2048 in 128 ms
TMS426400	3.3 V	_	4096 in 64 ms
TMS426400P	3.3 V	Yes	4096 in 128 ms
TMS427400	3.3 V	_	2048 in 32 ms
TMS427400P	3.3 V	Yes	2048 in 128 ms

These devices feature maximum RAS access times of 60 ns, 70 ns, and 80 ns. All addresses and data-in lines are latched on-chip to simplify system design. Data out is unlatched to allow greater system flexibility.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated



[‡] See Available Options Table

TMS416400, TMS416400P, TMS417400, TMS417400P TMS426400, TMS426400P, TMS427400, TMS427400P 4194304-WORD BY 4-BIT HIGH-SPEED DRAMS

SMKS881B - MAY 1995 - REVISED AUGUST 1995

description (continued)

The TMS4xx400 and TMS4xx400P are each offered in a 24/26-lead plastic surface-mount TSOP (DGA suffix) package and a 24/26-lead plastic surface-mount SOJ (DJ suffix) package. These packages are characterized for operation from 0°C to 70°C.

operation

enhanced page mode

Enhanced page-mode operation allows faster memory access by keeping the same row address while selecting random column addresses. The time for row-address setup and hold and address multiplex is eliminated. The maximum number of columns that can be accessed is determined by t_{RASP} , the maximum RAS low time.

Unlike conventional page-mode DRAMs, the column-address buffers in these devices are activated on the falling edge of \overline{RAS} . The buffers act as transparent or flow-through latches while \overline{CAS} is high. The falling edge of \overline{CAS} latches the column addresses and enables the output. This feature allows the devices to operate at a higher data bandwidth than conventional page-mode parts because data retrieval begins as soon as the column address is valid rather than when \overline{CAS} transitions low. This performance improvement is referred to as enhanced page mode. A valid column address can be presented immediately after row-address hold time has been satisfied, usually well in advance of the falling edge of \overline{CAS} . In this case, data is obtained after t_{CAC} max (access time from \overline{CAS} low) if t_{AA} max (access time from column address) and t_{RAC} have been satisfied. In the event that column address for the next cycle is valid at the time \overline{CAS} goes high, access time for the next cycle is determined by the later occurrence of t_{CPA} or t_{CAC} .

address: A0-A11 (TMS4x6400/P) and A0-A10 (TMS4x7400/P)

Twenty-two address bits are required to decode 1 of 4194304 storage cell locations. For the TMS4x6400 and TMS4x6400P, 12 row-address bits are set up on A0 through A11 and latched onto the chip by the row-address strobe (\overline{RAS}). Ten column-address bits are set up on A0 through A9. For TMS4x7400 and TMS4x7400P, 11 row-address bits are set up on inputs A0 through A10 and latched onto the chip by \overline{RAS} . Eleven column-address bits are set up on A0 through A10. All addresses must be stable on or before the falling edge of \overline{RAS} and \overline{CAS} . \overline{RAS} is similar to a chip enable because it activates the sense amplifiers as well as the row decoder. \overline{CAS} is used as a chip select, activating the output buffers and latching the address bits into the column-address buffers.

write enable (W)

The read or write mode is selected through \overline{W} . A logic high on \overline{W} selects the read mode, and a logic low selects the write mode. The data inputs are disabled when the read mode is selected. When \overline{W} goes low prior to \overline{CAS} (early write), data out remains in the high-impedance state for the entire cycle, permitting a write operation with \overline{OE} grounded.

data in (DQ1-DQ4)

Data is written during a write or read-modify-write cycle. Depending on the mode of operation, the falling edge of \overline{CAS} or \overline{W} strobes data into the on-chip data latch. In an early-write cycle, \overline{W} is brought low prior to \overline{CAS} , and the data is strobed in by \overline{CAS} with setup and hold times referenced to this signal. In a delayed-write or read-modify-write cycle, \overline{CAS} is already low, and the data is strobed in by \overline{W} with setup and hold time referenced to this signal. In a delayed-write or read-modify-write cycle, \overline{OE} must be high to bring the output buffers to the high-impedance state prior to impressing data on the I/O lines.

data out (DQ1-DQ4)

Data out is the same polarity as data in. The output is in the high-impedance (floating) state until \overline{CAS} and \overline{OE} are brought low. In a read cycle, the output becomes valid after the access time interval t_{CAC} (which begins with the negative transition of \overline{CAS}) as long as t_{RAC} and t_{AA} are satisfied.



RAS-only refresh

TMS4x6400, TMS4x6400P

A refresh operation must be performed at least once every 64 ms (128 ms for TMS4x6400P) to retain data. This can be achieved by strobing each of the 4096 rows (A0–A11). A normal read or write cycle refreshes all bits in each row that is selected. A \overline{RAS} -only operation can be used by holding \overline{CAS} at the high (inactive) level, conserving power as the output buffers remain in the high-impedance state. Externally generated addresses must be used for a \overline{RAS} -only refresh.

TMS4x7400, TMS4x7400P

A refresh operation must be performed at least once every 32 ms (128 ms for TMS4x7400P) to retain data. This can be achieved by strobing each of the 2048 rows (A0-A10). A normal read or write cycle refreshes all bits in each row that is selected. A \overline{RAS} -only operation can be used by holding \overline{CAS} at the high (inactive) level, conserving power as the output buffers remain in the high-impedance state. Externally generated addresses must be used for a \overline{RAS} -only refresh.

hidden refresh

Hidden refresh can be performed while maintaining valid data at the output pin. This is accomplished by holding $\overline{\text{CAS}}$ at V_{IL} after a read operation and cycling $\overline{\text{RAS}}$ after a specified precharge period, similar to a $\overline{\text{RAS}}$ -only refresh cycle. The external address is ignored, and the refresh address is generated internally.

CAS-before-RAS (CBR) refresh

CBR refresh is utilized by bringing $\overline{\text{CAS}}$ low earlier than $\overline{\text{RAS}}$ (see parameter t_{CSR}) and holding it low after $\overline{\text{RAS}}$ falls (see parameter t_{CHR}). For successive CBR refresh cycles, $\overline{\text{CAS}}$ can remain low while cycling $\overline{\text{RAS}}$. The external address is ignored, and the refresh address is generated internally.

battery-backup refresh

TMS4x6400P

A low-power battery-backup refresh mode that requires less than $500\,\mu\text{A}$ (5 V) or $350\,\mu\text{A}$ (3.3 V) refresh current is available on the TMS4x6400P. Data integrity is maintained using CBR refresh with a period of $31.25\,\mu\text{s}$ while holding $\overline{\text{RAS}}$ low for less than 1 μs . To minimize current consumption, all input levels must be at CMOS levels ($V_{IL} < 0.2\,\text{V}$, $V_{IH} > V_{CC} - 0.2\,\text{V}$).

TMS4x7400P

A low-power battery-backup refresh mode that requires less than 500 μ A (5 V) or 350 μ A (3.3 V) refresh current is available on the TMS4x7400P. Data integrity is maintained using CBR refresh with a period of 62.5 μ s while holding RAS low for less than 1 μ s. To minimize current consumption, all input levels must be at CMOS levels ($V_{IL} < 0.2$ V, $V_{IH} > V_{CC} - 0.2$ V).

self refresh (TMS4xx400P)

The self-refresh mode is entered by dropping $\overline{\text{CAS}}$ low prior to $\overline{\text{RAS}}$ going low. Then $\overline{\text{CAS}}$ and $\overline{\text{RAS}}$ are both held low for a minimum of 100 μs . The chip is then refreshed internally by an on-board oscillator. No external address is required because the CBR counter is used to keep track of the address. To exit the self-refresh mode, both $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are brought high to satisfy t_{CHS} . Upon exiting self-refresh mode, a burst refresh (refresh a full set of row addresses) must be executed before continuing with normal operation. The burst refresh ensures the DRAM is fully refreshed.

power up


To achieve proper device operation, an initial pause of 200 μs followed by a minimum of eight initialization cycles is required after power up to the full V_{CC} level. These eight initialization cycles must include at least one refresh (RAS-only or CBR) cycle.



test mode

The test mode is initiated with a CBR-refresh cycle while simultaneously holding the \overline{W} input low. The entry cycle performs an internal refresh cycle while internally setting the device to perform parallel read or write on subsequent cycles. While in the test mode, any data sequence can be performed. The device exits test mode if a CBR refresh cycle with \overline{W} held high or a \overline{RAS} -only refresh cycle is performed.


In the test mode, the device is configured as 1024K bits $\times 4$ bits for each DQ. Each DQ pin has a separate 4-bit parallel read and write data bus that ignores column addresses A0 and A1. During a read cycle, the four internal bits are compared for each DQ pin separately. If the four bits agree, DQ goes high; if not, DQ goes low. During a write cycle, the data states of all four DQs must be the same to ensure proper function of the test mode. Test time is reduced by a factor of four for this series.



NOTE A: The states of \overline{W} , data in, and address are defined by the type of cycle used during test mode.

Figure 1. Test-Mode Cycle

logic symbol†




[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 647-12.

[‡] A11 is NC for TMS4x7400 and TMS4x7400P.


functional block diagram

TMS4x6400/P



[†] Column addresses A10 and A11 are not used.

TMS4x7400/P



TMS416400, TMS416400P, TMS417400, TMS417400P TMS426400, TMS426400P, TMS427400, TMS427400P 4194304-WORD BY 4-BIT HIGH-SPEED DRAMS

SMKS881B - MAY 1995 - REVISED AUGUST 1995

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage range, V _{CC} :	TMS41x400, TMS41x400P	– 1 V to 7 V
	TMS42x400, TMS42x400P	– 0.5 V to 4.6 V
Voltage range on any pin (see Note 1):	TMS41x400, TMS41x400P	– 1 V to 7 V
	TMS42x400, TMS42x400P	– 0.5 V to 4.6 V
Short-circuit output current		50 mA
Power dissipation		1 W
Operating free-air temperature range, TA		0°C to 70°C
Storage temperature range, T _{stq}		– 55°C to 125°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

		TMS41x400				UNIT		
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	3	3.3	3.6	V
VSS	Supply voltage		0			0		V
٧ _{IH}	High-level input voltage	2.4		6.5	2		V _{CC} + 0.3	V
V _{IL}	Low-level input voltage (see Note 2)	- 1		0.8	- 0.3		0.8	V
TA	Operating free-air temperature	0		70	0		70	°C

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used for logic-voltage levels only.

NOTE 1: All voltage values are with respect to VSS.

TMS416400, TMS416400P, TMS417400, TMS417400P TMS426400, TMS426400P, TMS427400, TMS427400P 4194304-WORD BY 4-BIT HIGH-SPEED DRAMS

SMKS881B - MAY 1995 - REVISED AUGUST 1995

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

TMS416400/P

	PARAMETER	TEST CONDITIONS	t	'41640 '41640		'41640 '41640		'41640 '41640		UNIT
				MIN	MAX	MIN	MAX	MIN	MAX	
VOH	High-level output voltage	I _{OH} = – 5 mA		2.4		2.4		2.4		V
VOL	Low-level output voltage	I _{OL} = 4.2 mA			0.4		0.4		0.4	V
Ц	Input current (leakage)	$V_{CC} = 5.5 \text{ V}, \qquad V_I = 0 \text{ V to}$ All others = 0 V to V_{CC}	6.5 V,		± 10		± 10		± 10	μΑ
IO	Output current (leakage)	$\frac{\text{V}_{CC}}{\text{CAS high}} = 5.5 \text{ V}, \qquad \text{V}_{O} = 0 \text{ V to}$	V _{CC} ,		± 10		± 10		± 10	μΑ
ICC1 ^{‡§}	Read- or write-cycle current	V _{CC} = 5.5 V, Minimum c	ycle		80		70		60	mA
	Olavelle	V _{IH} = 2.4 V (TTL), <u>After</u> 1 memory cycle, RAS and CAS high			2		2		2	mA
ICC2	Standby current	$V_{IH} = V_{CC} - 0.2 \text{ V (CMOS)},$	'416400		1		1		1	mA
		After 1 memory cycle, RAS and CAS high	'416400P		500		500		500	μΑ
I _{CC3} ‡§	Average refresh current (RAS-only refresh or CBR)	VCC = 5.5 V, Minimum con RAS cycling, CAS high (RAS only), RAS low after CAS low (CBR)	ycle,		80		70		60	mA
ICC4 ^{‡¶}	Average page current	$\frac{\text{V}_{CC}}{\text{RAS low}} = 5.5 \text{ V}, \qquad \frac{\text{t}_{PC}}{\text{CAS cycling}} = \text{MIN},$			70		60		50	mA
ICC6#	Self-refresh current	CAS < 0.2 V, RAS < 0.2 Measured after t _{RASS} min	V,		500		500		500	μΑ
^I CC10 [#]	Battery back-up operating current (equivalent refresh time is 128 ms); CBR only	$t_{RC} = 31.25 \mu s$, $t_{RAS} \le 1 \mu s$ $v_{CC} - 0.2 V \le V_{IH} \le 6.5 V$, $0 V \le V_{IL} \le 0.2 V$, \overline{W} and \overline{OE} shall a stable			500		500		500	μΑ

[†] For conditions shown as MIN/MAX, use the appropriate value specified in the timing requirements.



[‡] Measured with outputs open

[§] Measured with a maximum of one address change while $\overline{RAS} = V_{IL}$

[¶] Measured with a maximum of one address change while $\overline{CAS} = V_{IH}$

[#] For TMS416400P only

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (continued)

TMS417400/P

F	PARAMETER	TEST CONDITIONS	t	'41740 '41740		'41740 '41740		'417400-80 '417400P-80		UNIT
				MIN	MAX	MIN	MAX	MIN	MAX	
Vон	High-level output voltage	I _{OH} = - 5 mA		2.4		2.4		2.4		V
VOL	Low-level output voltage	I _{OL} = 4.2 mA			0.4		0.4		0.4	٧
l _l	Input current (leakage)	$V_{CC} = 5.5 \text{ V},$ $V_I = 0 \text{ V to }$ All others = 0 V to V_{CC}	6.5 V,		± 10		± 10		± 10	μΑ
IO	Output current (leakage)	$\frac{\text{V}_{CC}}{\text{CAS high}} = 5.5 \text{ V}, \qquad \text{V}_{O} = 0 \text{ V to}$	V _{CC} ,		± 10		± 10		± 10	μΑ
ICC1 ^{‡§}	Read- or write-cycle current	V _{CC} = 5.5 V, Minimum cy	/cle		110		100		90	mA
	Cton allow as much	V _{IH} = 2.4 V (TTL), After 1 memory cycle, RAS and CAS high			2		2		2	mA
ICC2	Standby current	$V_{IH} = V_{CC} - 0.2 \text{ V (CMOS)},$	'417400		1		1		1	mA
		After 1 memory cycle, RAS and CAS high	'417400P	500		500		500		μΑ
I _{CC3} ‡§	Average refresh current (RAS-only refresh or CBR)	VCC = 5.5 V, Minimum cy RAS cycling, CAS high (I RAS low after CAS low (CBR)			110		100		90	mA
ICC4 ^{‡¶}	Average page current	$\frac{\text{V}_{CC}}{\text{RAS low}} = 5.5 \text{ V}, \qquad \frac{\text{t}_{PC}}{\text{CAS cycling}} = \text{MIN},$)		70		60		50	mA
ICC6#	Self-refresh current	CAS < 0.2 V, RAS < 0.2 V Measured after t _{RASS} min	/,		500		500		500	μΑ
ICC10#	Battery back-up operating current (equivalent refresh time is 128 ms); CBR only	$t_{RC} = 62.5 \mu s$, $t_{RAS} \le 1 \mu s$ $V_{CC} - 0.2 V \le V_{IH} \le 6.5 V$, $0 V \le V_{IL} \le 0.2 V$, \overline{W} and $\overline{OE} = 0.00 V$. Address and data stable	s, = V _{IH} ,		500		500		500	μА

[†] For conditions shown as MIN/MAX, use the appropriate value specified in the timing requirements.

[‡] Measured with outputs open

[§] Measured with a maximum of one address change while RAS = V_{IL}

Measured with a maximum of one address change while $\overline{\text{CAS}} = V_{\text{IH}}$

[#]For TMS417400P only

TMS426400/P

electrical characteristics over recommended ranges of supply voltage and operating free-air conditions (unless otherwise noted) (continued)

'426400<u>-</u>60

'426400₋70

'426400<u>-80</u>

PAI	RAMETER	TEST CONDITIONS	st	'426400-60 '426400-70 '426400-80 '426400P-60 '426400P-70 '426400P-80		UNIT				
				MIN	MAX	MIN	MAX	MIN	MAX	
.,	High-level	I _{OH} = -2 mA	LVTTL	2.4		2.4		2.4		V
VOH	output voltage	I _{OH} = - 100 μA	LVCMOS	V _{CC} −0.2		V _{CC} −0.2		V _{CC} −0.2		V
VOL	Low-level	$I_{OL} = 2 \text{ mA}$	LVTTL		0.4		0.4		0.4	V
VOL	output voltage	I _{OL} = 100 μA	LVCMOS		0.2		0.2		0.2	V
lį	Input current (leakage)	$V_{CC} = 3.6 \text{ V}, \qquad V_I = 0 \text{ V to}$ All others = 0 V to V_{CC}	o 3.9 V,		± 10		± 10		± 10	μΑ
I _O	Output current (leakage)	$\frac{V_{CC}}{CAS}$ high $V_{O} = 0 \text{ V to } V_{CC}$,			± 10		± 10		± 10	μΑ
I _{CC1} ‡§	Read- or write- cycle current	V _{CC} = 3.6 V, Minimum	cycle		70		60		50	mA
	V _{IH} = 2 V (LVTTL), After 1 memory cycle, RAS and CAS high		Standby		1		1		1	mA
I _{CC2}	current	$V_{IH} = V_{CC} - 0.2 V$ (LVCMOS),	'426400		500		500		500	μΑ
		After 1 memory cycle, RAS and CAS high	'426400P		200		200		200	μΑ
I _{CC3} ‡§	Average refresh current (RAS-only refresh or CBR)	V _{CC} = 3.6 V, Minimum cycle, RAS cycling, CAS high (RAS-only refresh), RAS low after CAS low (CBR)			70		60		50	mA
I _{CC4} ‡¶	Average page current	$\frac{\text{V}_{CC}}{\text{RAS low}} = 3.6 \text{ V}, \qquad \frac{\text{t}_{PC}}{\text{CAS cycli}}$			60		50		40	mA
ICC6#	Self-refresh current	CAS < 0.2 V, RAS < 0.2 Measured after trass min	2 V,		250		250		250	μΑ
^I CC10 [#]	Battery back-up operating current (equivalent refresh time is 128 ms), CBR only	t_{RC} = 31.25 μs, $t_{RAS} \le 1$ V_{CC} – 0.2 $V \le V_{IH} \le 3.9$ V_{IL} 0 $V \le V_{IL} \le 0.2$ V_{IL} W and OE Address and data stable	_		350		350		350	μΑ

[†] For conditions shown as MIN/MAX, use the appropriate value specified in the timing requirements.

PRODUCT PREVIEW

[‡] Measured with outputs open

[§] Measured with a maximum of one address change while $\overline{RAS} = V_{IL}$

[¶] Measured with a maximum of one address change while $\overline{CAS} = V_{IH}$

 $^{^{\#}\,\}mbox{For TMS426400P}$ only

PRODUCT PREVIEW

electrical characteristics over recommended ranges of supply voltage and operating free-air conditions (unless otherwise noted) (continued)

TMS427400/P

PAI	RAMETER	TEST CONDITIONS	st	'427400 '427400		'427400 '427400		'427400· '427400F	UNIT	
				MIN	MAX	MIN	MAX	MIN	MAX	
V-0-1-	High-level	I _{OH} = -2 mA	LVTTL	2.4		2.4		2.4		V
VOH	output voltage	I _{OH} = - 100 μA	LVCMOS	V _{CC} −0.2		V _{CC} −0.2		V _{CC} −0.2		Ů
VOL	Low-level	$I_{OL} = 2 \text{ mA}$	LVTTL		0.4		0.4		0.4	V
VOL	output voltage	I _{OL} = 100 μA	LVCMOS		0.2		0.2		0.2	v
Ц	Input current (leakage)	$V_{CC} = 3.6 \text{ V}, \qquad V_I = 0 \text{ V to } 3.9 \text{ V},$ All others = 0 V to V_{CC}			± 10	± 10			± 10	μΑ
IO	Output current (leakage)	$\frac{V_{CC}}{CAS} = 3.6 \text{ V}, \qquad V_{O} = 0 \text{ V to } V_{CC},$			± 10	± 10			± 10	μА
ICC1 ^{‡§}	Read- or write- cycle current	V _{CC} = 3.6 V, Minimum cycle			100		90		80	mA
. Standby		V _{IH} = 2 V (LVTTL), <u>After</u> 1 memory cycle, RAS and CAS high			1		1		1	mA
I _{CC2}	current	V _{IH} = V _{CC} - 0.2 V (LVCMOS), '427400			500		500		500	μΑ
		After 1 memory cycle, RAS and CAS high	'427400P		200		200		200	μΑ
I _{CC3} ‡§	Average refresh current (RAS-only refresh or CBR)	V _{CC} = 3.6 V, Minimum cycle, RAS cycling, CAS high (RAS-only refresh), RAS low after CAS low (CBR)			100		90		80	mA
ICC4 ^{‡¶}	Average page current	$\frac{\text{V}_{CC}}{\text{RAS low}} = 3.6 \text{ V}, \qquad \frac{\text{t}_{PC}}{\text{CAS cycli}} = \text{MIN}$	N, ng		60		50		40	mA
ICC6#	Self-refresh current	CAS < 0.2 V, RAS < 0.2 Measured after t _{RASS} min	2 V,		250		250		250	μΑ
^I CC10 [#]	Battery back-up operating current (equivalent refresh time is 128 ms), CBR only				350		350		350	μА

[†] For conditions shown as MIN/MAX, use the appropriate value specified in the timing requirements.

[‡] Measured with outputs open

[§] Measured with a maximum of one address change while $\overline{RAS} = V_{IL}$

Measured with a maximum of one address change while $\overline{\text{CAS}} = V_{\text{IH}}$

[#]For TMS427400P only

TMS416400, TMS416400P, TMS417400, TMS417400P TMS426400, TMS426400P, TMS427400, TMS427400P 4194304-WORD BY 4-BIT HIGH-SPEED DRAMS

SMKS881B - MAY 1995 - REVISED AUGUST 1995

capacitance over recommended ranges of supply voltage and operating free-air temperature, f = 1 MHz (see Note 3)

	PARAMETER	MIN	MAX	UNIT
C _{i(A)}	Input capacitance, A0-A11		5	pF
C _{i(OE)}	Input capacitance, OE		7	pF
C _{i(RC)}	Input capacitance, CAS and RAS		7	pF
C _{i(W)}	Input capacitance, $\overline{\overline{W}}$		7	pF
Co	Output capacitance		7	pF

NOTE 3: V_{CC} = NOM supply voltage $\pm 10\%$, and the bias on pins under test is 0 V.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature

	PARAMETER		'4xx400-60 '4xx400P-60		'4xx400-70 '4xx400P-70		'4xx400-80 '4xx400P-80	
		MIN	MAX	MIN	MAX	MIN	MAX	
tAA	Access time from column address (see Note 4)		30		35		40	ns
tCAC	Access time from CAS low (see Note 4)		15		18		20	ns
tCPA	Access time from column precharge (see Note 4)		35		40		45	ns
tRAC	Access time from RAS low (see Note 4)		60		70		80	ns
tOEA	Access time from OE low (see Note 4)		15		18		20	ns
tCLZ	Delay time, CAS low to output in low-impedance state	0		0		0		ns
tOH	Output data hold time (from CAS)	3		3		3		ns
^t OHO	Output data hold time (from OE)	3		3		3		ns
tOFF	Output disable time after CAS high (see Note 5)	0	15	0	18	0	20	ns
tOEZ	Output disable time after OE high (see Note 5)	0	15	0	18	0	20	ns

NOTES: 4. Access times for TMS42x400 measured with output reference levels of $V_{OH} = 2 \text{ V}$ and $V_{OL} = 0.8 \text{ V}$.

5. toff and tofz are specified when the output is no longer driven.

timing requirements over recommended ranges of supply voltage and operating free-air temperature

		'4xx400-60 '4xx400P-60		'4xx400-70 '4xx400P-70		'4xx400-80 '4xx400P-80		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
tRC	Cycle time, read (see Note 6)	110		130		150		ns
twc	Cycle time, write (see Note 6)	110		130		150		ns
tRWC	Cycle time, read-write (see Note 6)	155		181		205		ns
tPC	Cycle time, page-mode read or write (see Notes 6 and 7)	40		45		50		ns
tPRWC	Cycle time, page-mode read-write (see Note 6)	85		96		105		ns
tRASP	Pulse duration, RAS low, page mode (see Note 8)	60	100 000	70	100 000	80	100 000	ns
tRAS	Pulse duration, RAS low, nonpage mode (see Note 8)	60	10 000	70	10 000	80	10 000	ns
tCAS	Pulse duration, CAS low (see Note 9)	15	10 000	18	10 000	20	10 000	ns
tCP	Pulse duration, CAS high	10		10		10		ns
t _{RP}	Pulse duration, RAS high (precharge)	40		50		60		ns
t _{WP}	Pulse duration, $\overline{\overline{W}}$ low	10		10		10		ns
tASC	Setup time, column address before CAS low	0		0		0		ns
t _{ASR}	Setup time, row address before RAS low	0		0		0		ns
t _{DS}	Setup time, data (see Note 10)	0		0		0		ns
tRCS	Setup time, W high before CAS low	0		0		0		ns
tCWL	Setup time, W low before CAS high	15		18		20		ns
t _{RWL}	Setup time, W low before RAS high	15		18		20		ns
twcs	Setup time, W low before CAS low (early-write operation only)	0		0		0		ns
tWRP	Setup time, W high before RAS low (CBR refresh only)	10		10		10		ns
tWTS	Setup time, W low before RAS low (test mode only)	10		10		10		ns
tCAH	Hold time, column address after CAS low	10		15		15		ns
^t DH	Hold time, data (see Note 10)	10		15		15		ns
^t RAH	Hold time, row address after RAS low	10		10		10		ns
^t RCH	Hold time, W high after CAS high (see Note 11)	0		0		0		ns
t _{RRH}	Hold time, W high after RAS high (see Note 11)	0		0		0		ns
tWCH	Hold time, W low after CAS low (early-write operation only)	10		15		15		ns
^t RHCP	Hold time, RAS high from CAS precharge	35		40		45		ns
tOEH	Hold time, OE command	15		18		20		ns
^t ROH	Hold time, RAS referenced to OE	10		10		10		ns
tCHS	Hold time, CAS low after RAS high (self refresh)	- 50		- 50		- 50		ns
tWRH	Hold time, W high after RAS low (CBR refresh only)	10		10		10		ns
tWTH	Hold time, W low after RAS low (test mode only)	10		10		10		ns

NOTES: 6. All cycle times assume $t_T = 5$ ns.

- 7. To assure tpc min, tasc should be \geq to tcp.
- 8. In a read-write cycle, t_{RWD} and t_{RWL} must be observed.
- 9. In a read-write cycle, t_{CWD} and t_{CWL} must be observed.
- 10. Referenced to the later of CAS or W in write operations
- 11. Either $t_{\mbox{\scriptsize RRH}}$ or $t_{\mbox{\scriptsize RCH}}$ must be satisfied for a read cycle.



TMS416400, TMS416400P, TMS417400, TMS417400P TMS426400, TMS426400P, TMS427400, TMS427400P 4194304-WORD BY 4-BIT HIGH-SPEED DRAMS SMKS881B - MAY 1995 - REVISED AUGUST 1995

timing requirements over recommended ranges of supply voltage and operating free-air temperature (continued)

			'4xx400-60 '4xx400P-60		'4xx400-70 '4xx400P-70		'4xx400-80 '4xx400P-80		UNIT	
			MIN	MAX	MIN	MAX	MIN	MAX		
tAWD	AWD Delay time, column address to W low (read-write operation only)		55		63		70		ns	
^t CHR	Delay time, RAS low to CAS high (CBR refresh only)		10		10		10		ns	
tCRP	Delay time, CAS high to RAS low		5		5		5		ns	
tCSH	Delay time, RAS low to CAS high		60		70		80		ns	
tCSR	Delay time, CAS low to RAS low (CBR refresh only)		5		5		5		ns	
tCWD	Delay time, $\overline{\text{CAS}}$ low to $\overline{\text{W}}$ low (read-write operation only)	40		46		50		ns	
tOED	Delay time, OE to data		15		18		20		ns	
tRAD	Delay time, RAS low to column address (see Note 12)		15	30	15	35	15	40	ns	
tRAL	Delay time, column address to RAS high		30		35		40		ns	
tCAL	Delay time, column address to CAS high		30		35		40		ns	
tRCD	Delay time, RAS low to CAS low (see Note 12)		20	45	20	52	20	60	ns	
t _{RPC}	Delay time, RAS high to CAS low		0		0		0		ns	
tRSH	Delay time, CAS low to RAS high		15		18		20		ns	
tRWD	Delay time, RAS low to W low (read-write operation only)		85		98		110		ns	
tCPW	Delay time, W low after CAS precharge (read-write operation only)		60		68		75		ns	
tRASS	Pulse duration, self-refresh entry from RAS low		100		100		100		μs	
tRPS	Pulse duration, RAS precharge after self refresh		110		130		150		ns	
t _{TAA}	Access time from address (test mode)		35		40		45		ns	
tTCPA	Access time from column precharge (test mode)		40		45		50		ns	
tTRAC	Access time from RAS (test mode)		65		75		85		ns	
t _{REF}	Refresh time interval	'4x6400		64		64		64	ms	
		'4x6400P		128		128		128		
		'4x7400		32		32		32		
		'4x7400P		128		128		128		
tŢ	Transition time		3	30	3	30	3	30	ns	

NOTE 12: The maximum value is specified only to assure access time.





Figure 2. Load Circuits for Timing Parameters



NOTE A: Output can go from high-impedance state to an invalid-data state prior to the specified access time.

Figure 3. Read-Cycle Timing




Figure 4. Early-Write-Cycle Timing





Figure 5. Write-Cycle Timing


PARAMETER MEASUREMENT INFORMATION



NOTE A: Output can go from high-impedance state to an invalid-data state prior to the specified access time.

Figure 6. Read-Write-Cycle Timing

PARAMETER MEASUREMENT INFORMATION




 † Access time is t_{CPA} , t_{CAC} , or t_{AA} dependent.

NOTE A: Output can go from high-impedance state to an invalid-data state prior to the specified access time.

Figure 7. Enhanced-Page-Mode Read-Cycle Timing

PARAMETER MEASUREMENT INFORMATION




NOTES: A. Referenced to CAS or W, whichever occurs last

B. A read cycle or a read-write cycle can be intermixed with write cycles as long as read and read-write timing specifications are not violated.

Figure 8. Enhanced-Page-Mode Write-Cycle Timing

PARAMETER MEASUREMENT INFORMATION



† Output can go from high-impedance state to an invalid-data state prior to the specified access time.

NOTE A: A read or write cycle can be intermixed with read-write cycles as long as the read and write timing specifications are not violated.

Figure 9. Enhanced-Page-Mode Read-Write-Cycle Timing




Figure 11. Automatic-CBR-Refresh-Cycle Timing






Figure 12. Hidden-Refresh-Cycle (Read) Timing




Figure 13. Hidden-Refresh-Cycle (Write) Timing




Figure 14. Self-Refresh-Cycle Timing




Figure 15. Test-Mode-Entry-Cycle Timing





Figure 16. Test-Mode-Exit-Cycle CBR-Refresh-Cycle Timing



MECHANICAL DATA

DJ (R-PDSO-J24/26)

PLASTIC SMALL-OUTLINE J-LEAD PACKAGE




NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Plastic body dimensions do not include mold protrusion. Maximum mold protrusion is 0.005 (0,125).

MECHANICAL DATA

DGA (R-PDSO-G24/26)


PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion.

device symbolization (TMS416400 illustrated)



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated