

Data sheet acquired from Harris Semiconductor SCHS107B - Revised July 2003

CMOS 4-Bit Bidirectional **Universal Shift Register**

High-Voltage Types (20 Volt Rating)


CD40194B is a universal shift register featuring parallel inputs, parallel outputs SHIFT RIGHT and SHIFT LEFT serial inputs, and a direct overriding clear input. In the parallel-load mode (S0 and S1 are high), data is loaded into the associated flip-flop and appears at the output after the positive transition of the CLOCK input. During loading, serial data flow is inhibited. Shift right and shift left are accomplished synchronously on the positive clock edge with data entered at the SHIFT RIGHT and SHIFT LEFT serial inputs, respectively. Clocking of the register is inhibited when both mode control inputs are low. When low, the RESET input resets all stages and forces all outputs low.

The CD40194B types are supplied in 16-lead dual-in-line plastic packages (E suffix), 16-lead small-outline packages (NSR suffix), and 16-lead thin shrink small-outline packages (PW and PWR suffixes).

NOT RECOMMENDED FOR NEW DESIGNS

Features:


- Medium-speed: I_{CL} = 12 MHz (typ.) @ V_{DD} = 10 V Fully static operation
- Synchronous parallel or serial operation
- Asynchronous master reset Standardized, symmetrical output
- characteristics
- 5-V, 10-V, and 15-V parametric ratings
- Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of **'B' Series CMOS Devices"**




CD40194B Types


Applications:

- Arithmetic unit bus registers
- Serial/parallel conversions
- General-purpose register for bus-organized systems
- General-purpose registers





-Typical n-channel output low (sink) current characteristics.



Minimum n-channel output low (sink) current characteristics.

RECOMMENDED OPERATING CONDITIONS at $T_A=25^{\circ}$ C, Except as Noted. For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

	VDD	LIN			
CHARACTERISTIC	(v)	Min.	Max.	UNITS	
Supply-Voltage Range (For Package	e-Temperature Range)		3	18	٧
Setup Time,		5	100		
D0, D3, SRIN, SLINTO clock	ts	10	70	-	
Do, Do, Shiji, Shijito Clock		15	50		
		5	400	_	
SELECT 0, SELECT 1 to clock	••	10	220		
		15	130	-	
Hald Time		5	0		
Hold Time,	tH	10	0	_	
D0, D03, SRIN' SLIN to clock		15	0	_	
		5	0	_	ns
SELECT 0, SELECT 1 to clock		10	0	_	
		15	. 0	_	
		5	180		ļ
Clock Pulse Width,	t₩	10	80	-	
		15	50	-	
		5	_	3	
Clock Input Frequency	fCL	10	 	6	MHz
		15		8	
		5	1000	-	
Clock Input Rise or Fall Time,	t _r CL, t _f CL	10	100	-	μS
	, · · ·	15	100	–	
		5	300		
Reset Pulse Width,	twR	10	200	_	ns
		15	140	_	

CONTROL TRUTH TABLE FOR CD40194B SERIES

	MODE	SELECT		
CLOCK	S ₀	S ₁	RESET	ACTION
Х	0	0	1	No Change
	1	0	1	Shift Right (Q0 toward Q3)
7	0	1	1	Shift Left (Q3 toward Q0)
Ţ	1	1	1	Parallel Load
Х	х	Х	0	Reset

1 = High level

X = Don't care

0 = Low level

▲ = Level change




Fig. 3—[Typical p-channel output high (source) current characteristics.




Fig. 4—Minimum p-channel output high (source) current characteristics.




Fig. 5—Typical propagation delay time as a function of load capacitance, (CLOCK to Q).




Fig. 6.—Typical transition time as a function of load capacitance.




Fig. 8-CD40194B logic diagram.

STATIC ELECTRICAL CHARACTERISTICS

CHARAC- TERISTIC	со	ONDITIONS		LIMITS AT INDICATED TEMPERATURES (°C)						UZITS	
	v _o	VIN (V)	V _{DD}	—55	—40	+85	+ 125	Min.	+ 25 Typ.	Max.	
Quiescent		0,5	5	5	5	150	150		0.04	5	_
Device	-	0.10	10	10	10	300	300		0.04	10	1
Current,		0,15	15	20	20	600	600	-	0.04	20	μА
IDD Max.		0,20	20	100	100	3000	3000		0.08	100	f
Output Low	0.4	0,5	5	0.64	0.61	0.42	0.36	0.51	1		├─
(Sink)	0.5	0,10	10	1.6	1.5	1.1	0.9	1.3	2.6	┝ <u>┈</u>	1
Current,	1.5	0,15	15	4.2	4	2.8	2.4	3.4	6.8	_	
Output High	4.6	0,5	5	-0.64	-0.61	-0.42	-0.36	-0.51		_	mA
(Source)	2.5	0,5	5	-2 -1.8 -1.3 -1.15				-1.6	-3.2		1
Current,	9.5	0,10	10	-1.6	-1.5	-1.1	-0.9	-1.3	-2.6		ļ
IOH Min.	13.5	0,15	15	-4.2 -4 -2.8 -2.4				—3.4	-6.8		1
Output Volt-		0,5	5	0.05				_	0	0.05	1
age: Low-		0,10	10	0.05					0	0.05]
Level, VOLMax.		0,15	15		0.0			4.95	0	0.05	
Output Volt-		0,5	5		4.95				5	_	
age: High-	_	0,10	10		9.9	95		9.95	10	_	
Level,. VOH Min.	_	0,15	15		14.	95		14.95	15	1	V
Input Low	0.5,4.5	_	5		1.5				-	1.5]
Voltage,	1,9		10		3			-	_	3	
V _{IL} Max.	1.5,13.5		15		4		-	 	4		
Input High	0.5,4.5	_]	5		3.	5		3.5	_	1] •
Voltage,	1,9		10		7			7	_	<u> </u>]
VIH Min.	1.5,13.5	-	15		1	1	11	-		···	
Input Current I _{IN} Max.	_	0,18	18	±0.1	±0.1	±1	±1	:: ·.	±10—5	±0.1	μА
3-State Output Leakage Current, IOUT Max.	0,18	0,18	18	±0.4	±0,4	±12	±12	1	±10 4	±0.4	μА




Fig. 9—Typical power dissipation as a function of frequency.




Fig. 10—Dynamic power dissipation test circuit.




Fig. 11—Quiescent-device-current test circuit.

DYNAMIC ELECTRICAL CHARACTERISTICS at T_A = 25°C, input t_f , t_f = 20 ns, C_L = 50 pF, R_L = 200 k Ω

	l T≅Sr [
		CONDITIONS		LIMITS			
CHARACTERISTIC		VDD				UNITS	
		v	Min.	Тур.	Max.		
Propagation Delay Time:		5	_	220	440		
Clock to Q tpHL, tpLH		10		100	200		
		15	_	70	140		
Output Transition Time	1	5	-	100	200		
tTHL, tTLH		10	_	50	100	1	
		15	_	40	80	<u>. </u>	
Minimum Setup Time: ts		5	_	80	160		
D0, D3, SRIN, SLIN to		10		35	70	ns	
Clock		15	_	20	50		
SELECT 0, SELECT 1		5		200	400	1	
to Clock		10	–	110	220	1	
		15	<u> </u>	65	130] .	
Minimum Hold Time: tH		5	_	-65	0	1	
DO, D3, SRIN, SLIN		10	l –	25	0		
to Clock		15	_	—15	0	Ì	
SELECT 0, SELECT 1	Ì	5	_	—170	0	1	
to Clock		10	_	95	0		
<u> </u>	<u></u>	15		—55	0	_	
Minimum Clock Pulse		5	_	90	180		
Width tw		10	-	40	80		
		15	ļ <u> </u>	25	50	1	
Maximum Clock Input		5	3	- 6	-		
Frequency fCL	1	10	6	12	-	MHz	
		15	. 8	15	-		
Maximum Clock Rise or							
Fall Time		5	-	-	1000		
t _r CL, t _f CL		10	l –	-	100	μS	
	<u> </u>	15		<u> </u>	100		
Mininum Reset Pulse	1	1					
Width*		5	-	150	300		
twn		10	_	100	200		
		15	<u> </u>	70	140	ns	
Reset Propagation Delay	1	5	-	230	460	"	
†PRHL		10	_	90	180		
	<u> </u>	15		65	130		
Input Capacitance CIN	Any Ir	nput		5	7.5	pF	




Fig. 12-Input-voltage test circuit.





Fig. 13—Input current test circuit.

TERMINAL DIAGRAM

CD40194B



Dimensions and pad layout for CD40194BH

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10^{-3} inch).





.com 9-Aug-2005

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
CD40194BE	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	Level-NC-NC-NC
CD40194BNSR	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD40194BNSRE4	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD40194BPW	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD40194BPWE4	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD40194BPWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD40194BPWRE4	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



PW (R-PDSO-G**)

14 PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2005, Texas Instruments Incorporated