

CD4094B Types

DATA

CLOCI

STROBE

DATA

CLOCK-

٩ı

Q2

03.

04

vss

8-STAGE

SHIF T REGISTER

8-611

REGISTE

IJ

3-STATE OUTPUTS

Л

(TERMINALS 4, 5, 6, 7, 14, 13, 12, 11, RESPECTIVELY) #205 - 24564Ri

FUNCTIONAL DIAGRAM

-OUTPUT ENABLE

9205 25642

16 VDD

15

14 - 05

13 - 96

12 - 07

10

TOP VIEW

Fig. 1 - Terminal assignment.

- 08

- Q's

0

PARALLEL OUTPUTS Q

CMOS 8-Stage Shift-and-Store **Bus Register**

High-Voltage Types (20-Volt Rating)

CD4094B is an 8-stage serial shift register having a storage latch associated with each stage for strobing data from the serial input to parallel buffered 3-state outputs. The parallel outputs may be connected directly to common bus lines. Data is shifted on positive clock transitions. The data in each shift register stage is transferred to the storage register when the STROBE input is high. Data in the storage register appears at the outputs whenever the OUTPUT-ENABLE signal is high.

Two serial outputs are available for cascading a number of CD4094B devices. Data is available at the Os serial output terminal on positive clock edges to allow for high-speed operation in cascaded systems in which the clock rise time is fast. The same serial information, available at the Q'S terminal on the next negative clock edge, provides a means for cascading CD4094B devices when the clock rise time is slow.


The CD4094B types are supplied in 16-lead hermetic dual-in-line ceramic packages (F3A suffix), 16-lead dual-in-line plastic packages (E suffix), 16-lead small-outline packages (NSR suffix), and 16-lead thin shrink small-outline packages (PW and PWR suffixes).

Features:

- 3-state parallel outputs for connection to common bus Separate serial outputs synchronous to both positive
- and negative clock edges for cascading Medium speed operation -- 5 MHz at 10 V (typ.)
- Standardized, symmetrical output characteristics
- 100% tested for guiescent current at 20 V
- Maximum input current of 1 µA at 18 V over full package temperature range; 100 nA at 18 V and 25°C
- Noise margin (full package temperature range): 1 V at V_{DD} = 5 V 2 V at V_{DD} = 10 V 2.5 V at V_{DD} = 15 V
- 5-V, 10-V, and 15-V parametric ratings
- Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices'

Applications:


- Serial-to-parallel data conversion
- Remote control holding register



MAXIMUM RATINGS, Absolute-Maximum Values:	
DC SUPPLY-VOLTAGE RANGE, (VDD)	
Voltages referenced to VSS Terminal)	
INPUT VOLTAGE RANGE, ALL INPUTS	-0.5V to Vpp +0.5V
DC INPUT CURRENT, ANY ONE INPUT	±10mA
POWER DISSIPATION PER PACKAGE (PD):	
For $T_A = -55^{\circ}C$ to $+100^{\circ}C$	
For $T_A = +100^{\circ}C$ to $+125^{\circ}C$	Derate Linearity at 12mW/°C to 200mW
DEVICE DISSIPATION PER OUTPUT TRANSISTOR	· · · · · · · · · · · · · · · · · · ·

FOR T _A = FULL PACKAGE-TEMPERATURE RANGE (All Package Types)	
OPERATING-TEMPERATURE RANGE (TA)	-55°C to +125°C
STORAGE TEMPERATURE RANGE (Tstg)	-65°C to +150°C
LEAD TEMPERATURE (DURING SOLDERING):	

At distance 1/16 \pm 1/32 inch (1.59 \pm 0.79mm) from case for 10s max $\dots + 265^{\circ}$ C






Fig. 3 — Timing diagram.

RECOMMENDED OPERATING CONDITIONS at $T_A = 25^{\circ}C$, Except as Noted. For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	VDD	Lif		
	(V)	MIN.	MAX.	UNITS
Supply-Voltage Range (For TA=Full Package-Temperature Range)		3	18	V
	5	125	_	
Data Setup Time, ts	10	55	— ·	ns
	15	35	-	1
	5	200		
Clock Pulse Width, tw	10	100	-	ns
	15	83		
	5		1.25	
Clock Input Frequency, fcL	10	dc	2.5	MHz
	15		3	
Clock Input Rise or Fall time,	5		15	
t _r CL, t _f CL:*	10 15		5 5	μs
	5	200	-	
Strobe Pulse Width, tw	10	80	-	ns
	15	70	- 1	

*If more than one unit is cascaded trCL (for Q₅ only) should be made less than or equal to the sum of the fixed propagation delay at 50 pF and the transition time of the output driving stage for the estimated capacitive load.





Fig. 5 – Minimum output low (sink) current characteristics.








Fig. 6 — Typical output high (source) current characteristics.





SOURCE IOLTAGE (VDS) - V PROVINCE VOLTAGE (VDS) - V PROV

3







Fig. 7 — Minimum output high (source) current characteristics.




STATIC ELECTRICAL CHARACTERISTICS

CHARACTER-	CONDITIONS			LIMITS AT INDICATED TEMPERATURES (°C)								
ISTIC	Vo	VIN	VDD						+25		UNITS	
	. (V)	(V)	(v)	-55	-40	+85	+125	Min.	Тур.	Max.		
Quiescent Device	-	0,5	5	5	5	150	150	-	0.04	5		
Current,	_	0,10	10	10	10	300	300	-	0.04	-10	μA	
IDD Max.		0,15	15	20	20	600	600	-	0.04	20	ι μ Α	
	-	0,20	20	100	100	3000	3000	- '	0.08	100		
Output Low	0.4	0,5	5	0.64	0.61	0.42	0.36	0.51	1	-		
(Sink) Current	0.5	0,10	10	1.6	1.5	1.1	0.9	1.3	2.6	-		
IOL Min.	1.5	0,15	15	4.2	4	2.8	2.4	34	6.8	·		
Output High	4.6	0,5	5	-0.64	-0.61	-0.42	-0.36	-0.51	-1	-	mA	
(Source)	2.5	0,5	5	-2	-1.8	-1.3	-1.15	-1.6	- 3.2			
Current,	9,5	0,10	10	-1.6	-1.5	-1.1	-0.9	-1.3	-2.6			
10H Min.	13.5	0,15	15	-4.2	-4	-2.8	-2.4	-3.4	-6.8	-		
Output Voltage:	· -	0,5	5	1.2	0	.05		_	0	0.05		
Low-Level,	<u> </u>	0,10	10		0	.05		- ,	Ö	0.05		
VOL Max.	-	0,15	15		ō	.05	-	- :	Ó	0.05	v	
Output Voltage:	ut Voltage: - 0,5 5 4.95			4.95	5	-	v					
High-Level,	-	0,10	10		9.95		9.95	10	-	•		
VOH Min.	-	0,15	15	14.95		14.95	15	-				
Input Low	0.5, 4.5	-	5		1	.5				1.5		
Voltage,	1, 9	-	10		3				-	3		
VIL Max.	1.5,13.5	-	15		4				- 4			
Input High	0.5, 4.5		5	3.5		3.5	—	_	V			
Voltage,	1, 9	_	10		7		7		<u> </u>			
VIH Min.	1.5,13.5	-	15	15 11 11 -					-			
Input Current IIN Max.	-	0,18	18	±0.1	±0.1	±1	±1	-	±10-5	±0.1	μA	
3 State Output Leakage Current IOUT Max.	0,18	0,18	18	±0.4	±0.4	±12	±12		±10 ⁴	±0.4	μA	







DYNAMIC ELECTRICAL CHARACTERISTICS

At $T_A=25^{\circ}C$; Input t_r , $t_f = 20 \text{ ns}$, $C_L = 50 \text{ pF}$, $R_L = 200 \text{ k}\Omega$

CHARACTERISTIC	VDD		UNITS			
	(V)	MIN.	TYP.	MAX.	0	
Propagation Delay Time,	· · · · · · · · · · · · · · · · · · ·			1		
tPHL, tPLH	5		300	600		
Clock to Serial Output QS	10	-	125	250		
CIOCK to Senar Output US	15		95	190 ···	'ns	
· · · · · · · · · · · · · · · · · · ·	5	-	230	460		
Clock to Serial Output Q'S	10	-	110	220	ns	
	15	-	75	150		
	5	-	420	840		
Clock to Parallel Output	10	-	195	390	ns	
·	15	-	135	270		
	- 5	-	290	580		
Strobe to Parallel Output	10	-	145	290	ns	
	15		100	200		
Output Enable to Parallel	5	-	140	280		
Output:	10	-	60	120	ns	
^t PHZ ^{, t} PZH	15	-	45	90 `	· · · ·	
	5	_	100	200		
^t PLZ ^{, t} PZL	10	-	50	100	ns	
	15		40	80		
Minimum Strobe Pulse	5	-	100	200		
Width, tw	10	-	. 40	80	ns	
which, w	15	-	35	70		
Minimum Clock Pulse	5	-	100	200		
Width, tw	10	-	50	100	ns	
······	15		40	83		
Minimum Data Setup	5	-	60	125		
Time, t _S	10	-	30	55	ns	
	15	-	20	35		
Transition Time;	5	-	100	200		
THL, TLH	10	- '	50	100	ាទ	
	15	-	40	80		
Maximum Clock Input Rise	5 10	15 5	-	_	μs	
or Fall Time, t _r CL, t _f CL	15	5		_	μა	
Maximum Clock Input	5	1.25	2.5			
Frequency, fcL	10	2.5	. 5		MH:	
	15	3	6	-		
Input Capacitance CIN	_	_	5	7.5	pF	
(Any Input)		1 .			hi	






Fig. 16 – Dynamic power dissipation vs input clock frequency.



3

COMMERCIAL CMOS HIGH VOLTAGE ICS

Fig. 17 - Quiescent device current test circuit.



∳ Vss TEST ANY COMBINATION 92C5-27441R

Fig. 18 - Input voltage test circuit.





Fig. 19 - Input current test circuit.



Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10^{-3} inch) .



Dimensions and Pad Layout for CD4094B Chip.

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
7702501EA	ACTIVE	CDIP	J	16	1	TBD	Call TI	Level-NC-NC-NC
CD4094BE	ACTIVE	PDIP	Ν	16	25	Pb-Free (RoHS)	CU NIPDAU	Level-NC-NC-NC
CD4094BF	ACTIVE	CDIP	J	16	1	TBD	Call TI	Level-NC-NC-NC
CD4094BF3A	ACTIVE	CDIP	J	16	1	TBD	Call TI	Level-NC-NC-NC
CD4094BNSR	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD4094BNSRE4	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD4094BPW	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD4094BPWE4	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD4094BPWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD4094BPWRE4	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

J (R-GDIP-T**) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- \triangle The 20 pin end lead shoulder width is a vendor option, either half or full width.



MECHANICAL DATA

PLASTIC SMALL-OUTLINE PACKAGE

0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 \bigcirc Gage Plane ₽ 0,25 7 1 1,05 0,55 0°-10° Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS ** 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G**)

14-PINS SHOWN

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



MECHANICAL DATA

MTSS001C - JANUARY 1995 - REVISED FEBRUARY 1999

PW (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

14 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address:

Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2005, Texas Instruments Incorporated