

## CMOS BCD Rate **Multiplier**

High-Voltage Types (20-Volt Rating)

CD4527B is a low-power 4-bit digital rate multiplier that provides an outputpulse rate which is the clock-input-pulse rate multiplied by 1/10 times the BCD input. For example, when the BCD input is 8, there will be 8 output pulses for every 10 input pulses. This device may be used to perform arithmetic operations (add, subtract, divide, raise to a power), solve algebraic and differential equations, generate natural logarithms and trigonometric functions, A/D and D/A conversion, and frequency division.

For fractional multipliers with more than one digit, CD4527B devices may be cascaded in two different modes: the Add mode and the Multiply mode. (See Figs.12 and 15). In the Add mode,

Output Rate = (Clock Rate)  $\begin{bmatrix} 0.1 \text{ BCD}_1 + 0.01 \text{ BCD}_2 + \\ 0.001 \text{ BCD}_3 + \cdots \end{bmatrix}$ 

In the Multiply mode, the fraction programmed into the first rate multiplier is multiplied by the fraction programmed into the second one,


e.g. 
$$\frac{9}{10} \times \frac{4}{10} = \frac{36}{100}$$
 or 36 output

pulses for every 100 clock input pulses.

The CD4527B types are supplied in 16-lead dual-in-line plastic packages (E suffix), 16-lead small-outline packages (NSR suffix), and 16-lead thin shrink small-outline packages (PW and PWR suffixes).

Applications:

- Numerical control
- Instrumentation .
- **Digital filtering**
- Frequency synthesis



#### TERMINAL ASSIGNMENT

#### Features:

- Cascadable in multiples of 4-bits
- Set to "9" input and "9" detect output
- = 100% test for quiescent current at 20 V
- = 5-V, 10-V, and 15-V parametric ratings
- Standardized, symmetrical output characteristics
- Maximum input current of 1 µA at 18 V over full package-temperature range; 100 nA at 18 V and 25°C
- Noise margin (full package-temperature range) =

1 V at VDD ≠ 5 V 2 V at VDD = 10 V

2.5 ¥ at VDD = 15 V

Meets all requirements of JEDEC Tentative Standard No. 138, Standard Specifications for Description of 'B' Series CMOS Devices'

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE RANGE, (VDD)	
Voltages referenced to V <sub>SS</sub> Terminal)0.	.5V to +20V
INPUT VOLTAGE RANGE, ALL INPUTS0.5V to	V <sub>DD</sub> +0.5V
DC INPUT CURRENT, ANY ONE INPUT	±10mA
POWER DISSIPATION PER PACKAGE (PD):	
For $T_A = -55^{\circ}C$ to $+100^{\circ}C$	500mW
For T <sub>A</sub> = +100°C to +125°C Derate Linearity at 12mW/°C	) to 200mW
DEVICE DISSIPATION PER OUTPUT TRANSISTOR	
FOR $T_A \cong$ FULL PACKAGE-TEMPERATURE RANGE (All Package Types)	
OPERATING-TEMPERATURE RANGE (TA)	to +125°C
STORAGE TEMPERATURE RANGE (Tstg)65°C	to +150°C
LEAD TEMPERATURE (DURING SOLDĚRING):	
At distances 4 (4.0, ), 4 (00) in she (4.50, ), 0.70 mm) from access for 4.00 mm	100500

### RECOMMENDED OPERATING CONDITIONS AT T<sub>A</sub> = 25°C, Except as Noted. For maximum reliability, nominal operating conditions should be selected so that operation is

always within the following ranges:

	VDD	LIA	<b>MITS</b>	
CHARACTERISTIC	(V)	Min.	Max.	UNITS
Supply Voltage Range (For T <sub>A</sub> = Full Package- Temperature Range)		3	18	v
Set or Clear Pulse Width, tw	5 10 15	160 90 60	+	ns
Clock Pulse Width, t <sub>W</sub>	5 10 15	330 170 100	-	ns
Clock Frequency, fCL	5 10 15	dc	1.2 2.5 3.5	MHz
Clock Rise or Fall Time, trCL or tfCL	5,10,15	-	15	μs
Inhibit In Setup Time, tSU	5 10 15	100 40 20	_ _ _	ns
Inhibit In Removal Time, tREM	5 10 15	240 130 110	-	ns
Set Removal Time, <sup>t</sup> REM	5 10 15	150 80 50	_ _ _	ns
Clear Removal Time, t <sub>REM</sub>	5 10 15	60 40 30	-	ns

CLOC CASCADE RATE INHIBIT LOUT SET TO <u>our</u> CLEAR I out (CARRY) OUT C5 24913 RI VDD\* 16 VSS\*8 FUNCTIONAL DIAGRAM

Copyright © 2003, Texas Instruments Incorporated

CD4527B Types

### STATIC ELECTRICAL CHARACTERISTICS

CHARACTER	COND	DITIO	IS	LIMITS AT INDICATED TEMPERATURES (°C)						UNITS		
ISTIC	vo	VIN	VDD				·		+25		UNITS	
	(V)	(V)	(V)	-55	-40	+85	+125	Min.	Тур.	Max.		
Quiescent Device	-	0,5	5	5	5	150	150	-	0.04	5		
Current,	_	0,10	10	10	10	300	300	-	0.04	10	ДАЦ	
IDD Max.	-	0,15	15	20	20	600	600	-	0.04	20	μ~	
	-	0,20	20	100	100	3000	3000	-	0.08	100		
Output Low	0.4	0,5	5	0.64	0.61	0.42	0.36	0.51	1	-		
(Sink) Current	0.5	0,10	10	1.6	1.5	1.1	0.9	1.3	2.6		] .	
IOL Min.	1.5	0,15	15	4.2	4	2.8	2.4	34	6.8	-	]	
Output High	4.6	0,5	5	-0.64	-0.61	-0.42	-0.36	-0.51	1	-	mA	
(Source)	2.5	0,5	5	-2	-1.8	-1.3	-1.15	-1.6	-3.2	-		
Current, IOH Min.	9.5	0,10	10	- 1.6	-1.5	-1.1	-0.9	-1.3	-2.6	-		
IOH MINT.	13.5	0,15	15	-4.2	-4	-2.8	-2.4	-3.4	6.8	-		
Output Voltage:	-	0,5	5		0	.05		-	0	0.05		
Low-Level,	-	0,10	10	0.05				-	0	0.05		
VOL Max.		0,15	15	0.05				-	-0	0.05	· v	
Output Voltage:		0,5	5	4.95				4.95	5	-		
High-Level,	_	0,10	10		9	.95		9.95	-10	-		
VOH Min.		0,15	15		14	1.95		14.95	15	-		
Input Low	0.5, 4.5	-	5		1	.5		-		1.5		
Voltage,	1, 9	-	10			3		-		3		
VIL Max.	1.5, 13.5	_	15			4		_		4	v	
Input High	0.5, 4.5	-	5		3	3.5		3.5	-	-		
Voltage,	1, 9	-	10		7				-	-		
VIH Min.	1.5,13,5	-	15			11		11	—	-		
Input Current IIN Max.		0,18	18	±0.1			-	±10 <sup>-5</sup>	±0.1	μA		





Fig. 1 – Typical output low (sink) current characteristics.

AMBIENT TEMPERATURE (T<sub>A</sub>)-23°C

3

COMMERCIAL CMOS HIGH VOLTAGE ICS






Fig.5 – Typical dynamic power dissipation as a function of input frequency.





Fig.8 - Input current test circuit.








Fig.6 — Typical propagation delay time as a function of load capacitance (Clock or Strobe to Out).









Fig.7 — Typical transition time as a function of load capacitance.

# DYNAMIC ELECTRICAL CHARACTERISTICS at T<sub>A</sub> = 25°C: Input t<sub>r</sub>,t<sub>f</sub> = 20 ns, C<sub>L</sub> = 50 pF, R<sub>L</sub> = 200 k $\Omega$

	TEST COND	ITIONS		LIMITS	\$	
CHARACTERISTIC		V <sub>DD</sub> (V)	Min.	Тур.	Max.	UNITS
B		5	_	110	220	
Propagation Delay Time, tPHL, tPLH		10	_	55	110	
Clock to Out		15	_	45	90	
	· · · · · · · · · · · · · · · · · · ·	5		150	300	ns
Clock or Strobe to Out		10	-	75		1
		10	-		150	
				60	120	
Clock to Inhibit Out		5	· -	320	640	
High Level to Low Level		10	-	145	290	
		15	- 1	100	200	
		5	-	250	500	ns
Low Level to High Level		10	_	100	200	
-		15	[ _ ]	75	150	
		5		380	760	
Close to Out						
Clear to Out		10 15		175	350	
····	·			130	260	ns
		5	-	300	600	
Clock to "9" or "15" Out		10	- 1	125	250	l
		15		90	180	
		5		90	180	
Cascade to Out		10		45	90	
		15	_	35	70	ns
		5		130	260	115
labibit la ta labibit Out		_	-	-		ł
Inhibit In to Inhibit Out		10	-	60 45	120	
		15	-	45	90	
		5	-	330	660	
Set to Out			150	300		
		15	-	110	220	
		5	_	100	200	ns
Transition Time, tTHL, tTLH		10	_	50	100	
· 111E* 1E11		15	_	40	80	
		5	1.2	2.4		
Maximum Clock Frequency, fCL		10			-	NALL-
Maximum Clock Frequency, ICL			2.5	5	_	MHz
	#	15	3.5	7	-	
		5	~	165	330	
Minimum Clock Pulse Width, t <sub>W</sub>		10	-	85	170	ns
		15		50	100	
		5	-	·	15	
Clock Rise or Fall Time, trCL, tfCL		10	-	_ '	15	μs
102		15	-	-	15	
		5		80	160	
Minimum Set or Clear Pulse Width, tw		10		45	90	1
with the second se		15		30	60	ł
						ns
	1	5	-	50	100	
Minimum Inhibit In Setup Time, t <sub>SU</sub>		10	-	20	40	
		15		10	20	
Minimum Inhibit In Paraulat Time		5	]	120	240	
Minimum Inhibit In Removal Time,		10	_	65	130	<b>.</b> .
<sup>t</sup> REM		15	_	55	110	l
·····		5		76	150	ns
Minimum Set Removal Time, tREM		- 5 10		40	80	
REM			-	-		
		15		25	50	·
		5	-	30	60	
Minimum Clear Removal Time, T <sub>REM</sub>		10	-	20	40	ns
		15		15	30	
Input Capacitance, CIN	Any Input		l T	5	7.5	pF










Fig. 10 --- Quiescent device current test circuit.





#### APPLICATIONS



TIMING OLARFAM SHOWING ONE OF FOUR OUTPUT PULSES CONTRIBUTED BY DAM (D TO OUTPUT FOR EVENT KOO CLOCK PULSES IN FOR PAGESET MISH.

9265-2491781

Fig. 12 - <sup>'</sup>Two CD4527B's cascaded in the "Add" mode with a preset number

of 94  $\left(\frac{9}{10} + \frac{4}{100} = \frac{94}{100}\right)$ .






Fig. 13 — Logic diagram.



Dimensions and Pad Layout for CD4527BH

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils ( $10^{-3}$  inch).



3

COMMERCIAL CMOS HIGH VOLTAGE IC8

Fig. 14 — Timing diagram (See Logic Diagram).





Fig. 15 — Two CD4527B's cascaded in the "Multiply" mode with a preset number



3-299

Γ	INPUTS								<u>г —                                    </u>	OUTPL	175		
	Number of Pulses or Input Logic Level (0 = Low; 1 = High; X = Don't Care)									0	umber of utput Log . = Low; H	Pulses c ic Leve	
D	Ċ	в	A	CLK	INH IN	STR	CAS	CLR #	SET #	Ουτ	OUT	INH	"9" ОUТ
0	0.	0	0	10	0	0	0	0	0	Ľ	н	1	1
0	0	0	1	10	0	0	0	0	0	1	1	1	1
0	0	1	0	10	0	0	0	0	0	2	2	1	1
0	0	1	1	10	0	0	0	0	0	3 -	3	1	1
0	1	0	0	10	0	0	0	0	0	4	4	1	1
0	1	0	1	10	0	0	0	0	0	5	5	1	1
0	1	1	0	10	· 0	0	0	0	0	6	6	1	1
0	1	1	1	10	0	0	0	0	0	7	7	1	1
1	0	0	0	10	0	0	0	0	0	8	8	1	1
1	0	0	1	10	0	0	0	0	0	9	9	1	1
1	0	1	0	10	0	-0	0	0	0	8	8	1	1
1	0	1	1	10	0	0	0	0	0	9	9	1	1
1	1	0	0	10	0	0	0	0	0	8	8	1	1
1	1	0	1	10	0	0	0	0	0	9	9	1	1
1	1	1	0	10	0	0	0	0	0	8	8	1	1
1	1	1	1	10	0	0	0	0	0	- 9	9	. 1	1
	x	x	x	10	1	0	0	0	•			н	
Â		Ŷ	Ŷ	10	ò	1	0	0	0	†	t		†.
x		x	1	10	ŏ	0	1	0	0	L H	н •	1 1	
1			X	10	0	0							
0	Ŷ	)	â	10	o	0	0	1	0	10	10	н	L
x	Ŷ	Ŷ	â	10	ŏ	o	ő	0	0	L	H H	н	L
$\square$	$\mathbf{}$			14	<u> </u>			v	l	L L	п	_ L	н

TRUTH TABLE

\* Output same as the first 16 lines of this truth table (depending on values of A, B, C, D). <sup>†</sup>Depends on internal state of counter.

#Clear and Set Inputs should not be high at the same time; device draws increased quiescent current when in this non-valid state.

### PACKAGING INFORMATION

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
CD4527BE	ACTIVE	PDIP	Ν	16	25	Pb-Free (RoHS)	CU NIPDAU	Level-NC-NC-NC
CD4527BEE4	ACTIVE	PDIP	Ν	16	25	Pb-Free (RoHS)	CU NIPDAU	Level-NC-NC-NC
CD4527BNSR	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD4527BNSRE4	ACTIVE	SO	NS	16	2000	Green (RoHS 8 no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD4527BPW	ACTIVE	TSSOP	PW	16	90	Green (RoHS 8 no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD4527BPWE4	ACTIVE	TSSOP	PW	16	90	Green (RoHS 8 no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD4527BPWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD4527BPWRE4	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## N (R-PDIP-T\*\*)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- $\triangle$  The 20 pin end lead shoulder width is a vendor option, either half or full width.



### MECHANICAL DATA

### PLASTIC SMALL-OUTLINE PACKAGE

### 0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 $\bigcirc$ Gage Plane ₽ 0,25 7 1 1,05 0,55 0°-10° Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS \*\* 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G\*\*)

**14-PINS SHOWN** 

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



## **MECHANICAL DATA**

MTSS001C - JANUARY 1995 - REVISED FEBRUARY 1999

## PW (R-PDSO-G\*\*)

### PLASTIC SMALL-OUTLINE PACKAGE

14 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address:

Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2005, Texas Instruments Incorporated