INSTRUMENTS Data sheet acquired from Harris Semiconductor SCHS099B – Revised January 2003

CD40109B Types

CMOS Quad Low-to-High Voltage Level Shifter Features:

High-Voltage Types (20-Volt Rating)

CD40109B contains four low-tohigh-voltage level-shifting circuits. Each circuit will shift a low-voltage digital-logic input signal (A, B, C, D) with logical 1 = V_{CC} and logical 0 = VSS to a higher-voltage output signal (E, F, G, H) with logical 1 = V_{DD} and logical 0 = VSS.

The CD40109, unlike other low-to-high level-shifting circuits, does not require the presence of the high-voltage supply (V_{DD}) before the application of either the low-voltage supply (V_{CC}) or the input signals. There are no restrictions on the sequence of application of V_{DD}, V_{CC}, or the input signals. In addition, with one exception there are no restrictions on the relative magnitudes of the supply voltages or input signals within the device maximum ratings, provided that the input signal swings between V_{SS} and at least 0.7 V_{CC}; V_{CC} may exceed $V_{DD},$ and input signals may exceed V_{CC} and V_{DD} . When operated in the mode $V_{CC} > V_{DD}$, the CD40109 will operate as a high-to-low level-shifter.

The CD40109 also features individual threestate output capability. A low level on any of the separately enabled three-state output controls produces a high-impedance-state in the corresponding output.


The CD40109B-Series types are supplied in 16-lead ceramic dual-in-line packages (F3A suffix), 16-lead dual-in-line plastic packages (E suffix), 16-lead small-outline packages (NSR suffix), and 16-lead thin shrink small-outline packages (PW and PWR suffixes).

Applications:

- High-or-low level-shifting with three-state outputs for unidirectional or bidirectional bussing
- Isolation of logic subsystems using separate power supplies from supply sequencing, supply loss and supply regulation considerations

TRUTH TABLE							
INF	INPUTS						
A, B, C, D	ENABLE A, B, C, D	E, F, G, H					
0	1	0					
1	1	1					
X	0	Z					

LOGIC 0 = LOW(V_{SS}) X = DON'T CARE Z = HIGH IMPEDANCE LOGIC 1 = V_{CC} at INPUTS and V_{DD} at OUTPUTS



 so that operation is always within the following ranges:

 CHARACTERISTIC
 LIMITS
 UNITS

 Supply-Voltage Range (For TA = Full Package-Temperature Range)
 3
 18
 V

MAXIMUM RATINGS, Absolute-Maximum Values: DC SUPPLY-VOLTAGE RANGE (VDD)

Independence of power supply sequence

Up and down level-shifting capability

considerations— V_{CC} can exceed V_{DD} , input signals can exceed both V_{CC} and V_{DD}

Three-state outputs with separate enable controls

Standardized, symmetrical output characteristics

= 100% tested for quiescent current at 20 V

Maximum input current of 1 µA at 18 V

over full package-temperature range;

Noise margin (full package-temperature

5-V, 10-V, and 15-V perametric ratings

= 1 V at V_{CC} = 5 V, V_{DD} = 10 V

= 2 V at V_{CC} = 10 V, V_{DD} = 15 V

Meets all requirements of JEDEC Tentative

Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices'

RECOMMENDED OPERATING CONDITIONS

For maximum reliability, nominal operating conditions should be selected

100 nA at 18 V and 25°C

range)

DC SUPPLY-VOLTAGE RANGE, (VDD)
Voltages referenced to VSS Terminal)0.5V to +20V
OUTPUT VOLTAGE RANGE, ALL OUTPUTS
DC INPUT CURRENT, ANY ONE INPUT
POWER DISSIPATION PER PACKAGE (PD):
For $T_A = -55^{\circ}C$ to $+100^{\circ}C$
For $T_A = +100^{\circ}C$ to $+125^{\circ}C$ Derate Linearity at $12mW/^{\circ}C$ to $200mW$
DEVICE DISSIPATION PER OUTPUT TRANSISTOR
FOR T _A = FULL PACKAGE-TEMPERATURE RANGE (All Package Types)
OPERATING-TEMPERATURE RANGE (T _A)55°C to +125°C
STORAGE TEMPERATURE RANGE (Tstg)65°C to +150°C
LEAD TEMPERATURE (DURING SOLDERING)






Fig.1 — CD40109B logic diagram (1 of 4 units).


Copyright © 2003, Texas Instruments Incorporated


STATIC ELECTRICAL CHARACTERISTICS


CHARACTER-	COND	ITION	IS	LIN	IITS AT	INDICA	TED TEI	MPERATURES (°C)			UNITS
ISTIC	Vo	VIN	VDD	-55	40	+85	+125	Min.	+25 Typ,	Max.	
	(V)	(V) 0,5	(V) 5		1	30	30		0.02	1	
Quiescent Device Current.	-	0,5	10	2	2	- 30 60	60		0.02	2	
IDD Max.		0,15	15	4	- 4	120	120		0.02	4	μA
		0,20	20	20	20	600	600		0.02	20	
0	0.4	0.5	5	0.64	0.61	0.42	0.36	0.51	1		
Output Low (Sink) Current	0.4	0.10	10	1.6	1.5	1.1	0.9	1.3	2.6		- 1 1 -
IOL Min.	1.5	0,15	15	4.2	4	2.8	2.4	34	6.8	<u> </u>	
Output High	4.6	0.5	5	-0.64	-0.61	-0.42	-0.36	-0.51	-1	· _ · ·	mA
(Source)	2.5	0.5	5	-2	-1.8	-1.3	-1.15	-1.6	-3.2		
Current,	9.5	0,10	10	-1.6	-1.5	-1.1	0.9	-1.3	-2.6		
IOH Min.	13.5	0.15	15	-4.2	-4	-2.8	-2.4	-3.4	-6.8	. – .	
Output Voltage:	_	0,5	5		0.05				0	0.05	· · · · ·
Low-Level,	_	0,10	10			.05			0	0.05	
VOL Max.	_	0,15	15		0	.05	<u> </u>		0	0.05	v
Output Voltage:	-	0,5	5		4.95				. 5	-	v
High-Level,	·	0,10	10		9	.95		9.95	10	– .	
VOH Min.	·· _ ··	0,15	15		14	:95	- 11 -11-11	14.95	15	- '	
Input Current IIN Max.		0,18	18	±0.1	±0.1	±1	±1	-	±10 ⁻⁵	±0.1	μA
3-State Output Leakage Current IOUT Max.		0,18	18	±0.4	±0.4	±12	±12	-	±10-4	±0.4	μΑ
	Vo (V)	V _{CC} (V)	V _{DD} (V)			2 C		to possione.			
Input Low Voltage,	1,9	· 5	10	1.5			-	-	1.5		
VIL Max.	1.5, 13.5	10	15	3			-	3			
Input High	1,9	5	10	3.5				3.5		-	
Voltage, VIH Min.	1.5,13.5	10	15	7			•	7			

















Fig.6 - Typical transition time as a function of load capacitance.

DYNAMIC ELECTRICAL CHARACTERISTICS at T_A = 25°C, Input t_r, t_f = 20 ns, C_L = 50 pF, R_L = 200 k Ω unless otherwise specified

	SHIFTING	Vcc	VDD	LIN	UTS		
CHARACTERISTIC	MODE	(V)	(V)	Typ.	Max.		
ropagation Delay – Data Input		5	10	300	600	[
to Output:	L-H	5	15	220	440	ns	
High-to-Low Level, tpHL		10	15	180	360 1		
Hightio-Low Level, IPHL	H–L	10	5	250	500		
		15	5	250	500		
		15	10	120	240		
		5	10	130	260		
	L–H	5	15	120	240		
Low-to-High Level, tpLH		10	15	70	140	ns	
		10	5	230	460		
	H—L	15	5	230	- 460 ·		
		15	10	80	160		
3-State Disable Delay:		5	10	60	120		
$R_{L} = 1 k\Omega$	L-H	5	15	75	150		
Output High to High		10	15	35	70	ns	
Impedance, tpHZ		10	5	200	400	115	
	H-L	15	5	200	400		
		15	10	40	80	ļ	
		5	10	370	740	ns	
Output Low to High	L—H	5	15	300	600		
Impedance, tpLZ		10	15	250	500		
	H-L	10	5.	250	500		
:		15	5	250	500		
		15	10	130	260		
14 14		5	10	320	640	ns	
High Impedance to	L-H	5	15	230	460		
Output High, tpZH	·····	10	15	180	360		
Sether want the H		10	5	300	600		
	H-L	15	5	300	600		
		15	10	130	260		
	L-H	5	10	100	200	ns	
High Impedance to		5 10	15 15	80 40	160 80		
Output Low, tPZL		10	5				
		15	5	200 200	400 400		
	H-L	15	10	40	80		
4	and the second second	* 25	10	50	100		
	22 1-8	4A 5	45	40	80		
		10	15	40	80		
ransition Time, TTHL, TTLH		10	5	100	200	ns	
	Ĥ-L	15	- 5	100	200		
		15	10	50	100		
nput Capacitance, Ci			Input	5	7.5	pF	
				L ⁻)	L <u></u>	L	





Fig.8 - Typical low-to-high propagation delay time as a function of load capacitance.



3

COMMERCIAL CMOS HIGH VOLTAGE ICS

high-level supply voltage.




Fig. 10 - High-level supply voltage vs. Iow-level supply voltage.




Fig.11 - Typical dynamic power dissipation as a function of input frequency.

CD40109B Types

TEST CIRCUITS








Fig. 12 - Output enable delay times test circuit and waveforms.














Fig. 16 - Dynamic power dissipation test circuit.



Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10^{-3} inch).



Dimensions and pad layout for CD40109BH.

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
CD40109BE	ACTIVE	PDIP	Ν	16	25	Pb-Free (RoHS)	CU NIPDAU	Level-NC-NC-NC
CD40109BF	ACTIVE	CDIP	J	16	1	TBD	Call TI	Level-NC-NC-NC
CD40109BF3A	ACTIVE	CDIP	J	16	1	TBD	Call TI	Level-NC-NC-NC
CD40109BK3	OBSOLETE	CFP	WR	16		TBD	Call TI	Call TI
CD40109BNSR	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD40109BNSRE4	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD40109BPW	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD40109BPWE4	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD40109BPWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD40109BPWRE4	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

J (R-GDIP-T**) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- \triangle The 20 pin end lead shoulder width is a vendor option, either half or full width.



MECHANICAL DATA

PLASTIC SMALL-OUTLINE PACKAGE

0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 \bigcirc Gage Plane ₽ 0,25 7 1 1,05 0,55 0-10 Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS ** 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G**)

14-PINS SHOWN

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



MECHANICAL DATA

MTSS001C - JANUARY 1995 - REVISED FEBRUARY 1999

PW (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

14 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address:

Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2005, Texas Instruments Incorporated