RUMENTS Data sheet acquired from Harris Semiconductor SCHS060C - Revised September 2003

CMOS Dual 2-Wide 2-Input AND-OR-INVERT Gate


High-Voltage Types (20-Volt Rating)

CD4085 contains a pair of AND-OR-INVERT gates, each consisting of two 2-input AND gates driving a 3-input NOR gate. Individual inhibit controls are provided for both A-O-I gates.

The CD4085B types are supplied in 14-lead hermetic dual-in-line ceramic packages (F3A suffix), 14-lead dual-in-line plastic packages (E suffix), 14-lead small-outline packages (M, MT, M96, and NSR suffixes), and 14-lead thin shrink small-outline packages (PW and PWR suffixes).

Features:

- Medium-speed operation tpHL = 90 ns; tp__H = 125 ns (typ.) at 10 V
- Individual inhibit controls
- Standardized symmetrical output characteristics
- 100% tested for guiescent current at 20 V
- Maximum input current of 1 µA at 18 V over full packagetemperature range; 100 nA at 18 V and 25°C
- Noise margin (over full package-
- temperature range):
- 1 V at V_{DD} = 5 V 2 V at V_{DD} = 10 V 2.5 V at V_{DD} ≈ 15 V 5-V, 10-V, and 15-V parametric ratings
- Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices"



(71

Fig. 1 — Typical voltage and current transfer characteristics.

BIENT TEMPERATURE (TA) - 25"C

MAXIMUM RATINGS, Absolute-Maximum Values:
DC SUPPLY-VOLTAGE RANGE, (VDD)
Voltages referenced to V _{SS} Terminal)0.5V to +20V
INPUT VOLTAGE RANGE, ALL INPUTS
DC INPUT CURRENT, ANY ONE INPUT
POWER DISSIPATION PER PACKAGE (PD):
For $T_A = -55^{\circ}C$ to $+100^{\circ}C$
For T _A = +100 ^o C to +125 ^o C
DEVICE DISSIPATION PER OUTPUT TRANSISTOR
FOR T _A = FULL PACKAGE-TEMPERATURE RANGE (All Package Types)
OPERATING-TEMPERATURE RANGE (T _A)
STORAGE TEMPERATURE RANGE (Tstg)65°C to +150°C
LEAD TEMPERATURE (DURING SOLDERING):
At distance 1/16 ± 1/32 inch (1.59 ± 0.79mm) from case for 10s max

RECOMMENDED OPERATING CONDITIONS

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LI	UNITS	
	Min.	Max.	
Supply Voltage Range (For TA=Full Package			. v
Temperature Range)	3 *	18	




Fig. 2 - Min. and max. voltage transfer characteristics.

INPUT VOLTAGE (VT)-V




Fig. 3 - Typical power dissipation vs. frequency.

Copyright © 2003, Texas Instruments Incorporated

S. 15 6

ģ

A-(0A) VOLTAGE (

OUTPUT


V-(0V) VOLTAGE


DUTPUT


CD4085B Types


STATIC ELECTRICAL CHARACTERISTICS


CHARAC							t.		. . .		, ^{tr} a
TERISTIC		DITIO	-	LIMITS AT INDICATED TEMP						UNITS	
	vo	V _{IN}	V _{DD}						+25	1997 - 19	
· · · · · · · · · · · · · · · · · · ·	(V)	(V)	(V)	-55	_40	+85	+125	Min.	Typ.	Max.	
Quiescent	_	0,5	5	1	1	30	30		0.02	1	
Device		0,10	10	2	2	60	60	-	0.02	2	μA
Current	_	0,15	15	4	4	120	120	-	0.02	4	μ
DD Max.	-	0,20	20	20	20	600	600		0.04	20	
Output Low					10.000	1.1.1.1.1				1	
(Sink)	0.4	0,5	5	0.64	0.61	0.42	0.36	0.51	1		
Current,	0.5	0,10	10	1.6	1.5	1.1	0.9	1.3	2.6	-	- ·
IOL Min.	1.5	0,15	15	4.2	4	2.8	2.4	3.4	6.8		
Output High	4.6	0,5	5	-0.64	-0.61	-0.42	-0.36	-0.51	-1		mA
(Source)	2.5	0,5	5	-2	-1.8	-1.3	-1.15	-1.6	-3.2	_	
Current,	9.5	0,10	10	-1.6	-1.5	-1.1	-0.9	-1.3	-2.6	<u> </u>	
IOH Min.	13.5	0,15	15	-4.2	-4	-2.8	-2.4	-3.4	-6.8	-	
Output Volt-						·	·				
age:	—	0,5	5	0.05				-	0	0.05	
Low-Level,	-	0,10	10		0.05				0	0.05	
VOL Max.	-	0,15	15		0.05				0	0.05	
Output Volt-											
age:	-	0,5	5	4.95 4.95 5 -				-			
High Level,	-	0,10	10		9.9	95		9.95	10	-	
V _{OH} Min.	-	0,15	15	14.95 14.95 15 -				-			
Input Low	0.5,4.5	-	5.	1.5				_	_	1.5	
Voltage,	1,9		10	3 – – 3					3		
VIL Max.	1.5,13.5	-	15	4 4					4		
Input High	0.5,4.5	_	5	3.5 3.5					-	Ň	
Voltage,	1,9	_	10	7 7				7		-	
V _{IH} Min.	1.5,13.5	-	15	11 11				-			
Input Current, I _{IN} Max.	-	0,18	18	±0.1	±0.1	±1	±1	-	±10-5	±0.1	μA












DYNAMIC ELECTRICAL CHARACTERISTICS at $T_A = 25^{\circ}$ C; Input t_r , $t_f = 20$ ns, $\mathbf{C_L}$ = 50 pF, $\mathbf{R_L}$ = 200 K Ω

<u> </u>		CONDITIONS	LIMITS			
CHARACTERISTIC	V _{DD} V	Тур.	Max.	UNITS		
Braganting Dalay Time (Data)		5	225	450		
Propagation Delay Time (Data) High-to-Low Level,		10	90	180	ns	
	^t PHL	15	65	130		
		5	310	620		
Low-to-High Level,	^t PLH	10	125	250	ns	
		15	90	180		
Proposition Delay Time (Inhibi	5	150	300			
Propagation Delay Time (Inhibi High-to-Low Level	^t PHL	10	60	120	ns	
ingi to Low Level,		15	40	80]	
		5	250	<u>5</u> 00	ns	
Low-to-High Level,	^t PLH	10	100	200		
		15	70	140		
		5	100	200		
Transition Time,	^t THL ^{, t} TLH	10	50	100	ns	
		15	40	80	1	
Input Capacitance,	CIN	Any Input	5	7.5	pF	



3

COMMERCIAL CMOS HIGH VOLTAGE IC8

SOU





Fig. 9 - Typical transition time vs. load capacitance.




current characteristics.

OUTPUTS

100

↓ Vss







Fig. 12 - Quiescent device current test circuit.



92 65 - 274 02

Fig. 13 - Input voltage test circuit.


3-203


NOT

92C5-27441R1

TEST ANY CONBINATION OF INPUTS

CD4085B Types





Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10^{-3} inch) .

Dimensions and Pad Layout for CD4085BH.

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
CD4085BE	ACTIVE	PDIP	Ν	14	25	Pb-Free (RoHS)	CU NIPDAU	Level-NC-NC-NC
CD4085BEE4	ACTIVE	PDIP	Ν	14	25	Pb-Free (RoHS)	CU NIPDAU	Level-NC-NC-NC
CD4085BF	ACTIVE	CDIP	J	14	1	TBD	Call TI	Level-NC-NC-NC
CD4085BF3A	ACTIVE	CDIP	J	14	1	TBD	Call TI	Level-NC-NC-NC
CD4085BM	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD4085BM96	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD4085BM96E4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD4085BME4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD4085BMT	ACTIVE	SOIC	D	14	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD4085BMTE4	ACTIVE	SOIC	D	14	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD4085BNSR	ACTIVE	SO	NS	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD4085BNSRE4	ACTIVE	SO	NS	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD4085BPW	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD4085BPWE4	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD4085BPWR	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD4085BPWRE4	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is



PACKAGE OPTION ADDENDUM

provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

J (R-GDIP-T**) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- \triangle The 20 pin end lead shoulder width is a vendor option, either half or full width.



D (R-PDSO-G14)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-012 variation AB.



MECHANICAL DATA

PLASTIC SMALL-OUTLINE PACKAGE

0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 \bigcirc Gage Plane ₽ 0,25 7 1 1,05 0,55 0°-10° Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS ** 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G**)

14-PINS SHOWN

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



MECHANICAL DATA

MTSS001C - JANUARY 1995 - REVISED FEBRUARY 1999

PW (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

14 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address:

Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2005, Texas Instruments Incorporated