

CMOS 4-Bit D-Type Registers

High-Voltage Types (20-Volt Rating)

■ CD4076B types are four-bit registers consisting of D-type flip-flops that feature three-state outputs. Data Disable inputs are provided to control the entry of data into the flip-flops. When both Data Disable inputs are low, data at the D inputs are loaded into their respective flip-flops on the next positive transition of the clock input. Output Disable inputs are also provided. When the Output Disable inputs are both low, the normal logic states of the four outputs are available to the load. The outputs are disabled independently of the clock by a high logic level at either. Output Disable input, and present a high impedance.


The CD4076B types are supplied in 16-lead hermetic dual-in-line ceramic packages (F3A suffix), 16-lead dual-in-line plastic packages (E suffix), 16-lead small-outline packages (M, M96, MT, and NSR suffixes), and 16-lead thin shrink small-outline packages (PW and PWR suffixes).

Features:


- Three-state outputs
- Input disabled without gating the clock
- Gated output control lines for enabling or disabling the outputs
- Standardized, symmetrical output characteristics
- 100% tested for quiescent current at 20 V
- Maximum input current of 1 μA at 18 V over full package temperature range; 100 nA at 18 V and 25^oC
- Noise margin over full package temperature range:

	1	۷	at	VDD	=	5 \	/
	2	۷	at	VDD	=	10	V
2	5	v	-	Vnn	_	15	1

- 2.5 V at V_{DD} = 15 V
- 5-V, 10-V, and 15-V parametric ratings
- Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices"



TERMINAL ASSIGNMENT






Fig.1 - Typical output low (sink) current characteristics.

RECOMMENDED OPERATING CONDITIONS at T_A = 25°C, Except as Noted. For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	V _{DD}	LIN	LIMITS		
	(V)	Min.	Max.		
Supply Voltage Range (For T _A =Full Package Temperature Range)		3	18	v	
Data Setup Time, ts	5 10	200 80		ns	
Data Setup Time, 15	15	60	-		
Clock Pulse Width, tw	5 10	200 100	-	ns	
	15	80	-		
Clock Input Frequency, f _{CL}	5 10 15	dc	3 6 8	MHz	
Clock Input Bise or Fall Time , t _r CL,t _f CL	5 10 15		15 5 5	μs	
Reset Pulse Width, t _W	5 10 15	120 50 40	-	ns	
Data Input Disable Setup Time, t _S	5 10 15	180 100 70	-	ns	





Fig.2 — Minimum output low (sink) current characteristics.



Copyright © 2003, Texas Instruments Incorporated


CD4076B Types

CD4076B Types

.

MAXIMUM RATINGS, Absolute-Maximum Values:


DC SUPPLY-VOLTAGE RANGE, (V _{DD}) Voltages referenced to V _{SS} Terminal)
INPUT VOLTAGE RANGE, ALL INPUTS
DC INPUT CURRENT, ANY ONE INPUT ±10mA
POWER DISSIPATION PER PACKAGE (PD):
For $T_A = -55^{\circ}C$ to $+100^{\circ}C$
For T _A = +100°C to +125°C Derate Linearity at 12mW/°C to 200mW
DEVICE DISSIPATION PER OUTPUT TRANSISTOR
FOR T _A = FULL PACKAGE-TEMPERATURE RANGE (All Package Types)
OPERATING-TEMPERATURE RANGE (T _A)55°C to +125°C
STORAGE TEMPERATURE RANGE (T _{stg})65°C to +150°C
LEAD TEMPERATURE (DURING SOLDĚRING):
At distance 1/16 \pm 1/32 inch (1.59 \pm 0.79mm) from case for 10s max




- Minimum output high (source)

current characteristics.

Fig.4








3

COMMERCIAL CMOS HIGH VOLTAGE ICs


vs. load capacitance (clock to Q).














TPZH VDD VSS




CHARACTERISTIC	TEST CONDI	TIONS	LIMITS			UNITS
		V _{DD} V	Min.	Тур.	Max.	1 .
Propagation Delay Time:		5	1	300	600	
Clock to Q Output, tpHL, tpEH		10		125	250	
		15		90	180	
		5	•	230	460	l et es
Reset, tPHL	}	10		100	200	8187-91 1
PHL		15		75	150	
	<u>†</u>	50			300	ns
3 State Output 1 or 0 to High	$R_L = 1 k \Omega$	10		75	150	
Impedance, tPHZ, tPLZ		15		60	120	
		5		150	300	
3-State High Impedance to 1	$R_L = 1 \kappa \Omega$	10		75	150	ĺ
or 0 Output, tpZH, tpZL		15		60	120	
· · · · · · · · · · · · · · · · · · ·	T	5		100	200	
Transition Time, TTHL, TTLH		10		50	100	ns
		15		40	80	
		5	3	6	•	
Maximum Clock Input Frequency, fcL		10	6	12		MHz
		15	8	16		
		5		100	200	
Minimum Clock Pulse Width, t _W		10		50	100	ns
		15		40	80	
Maximum Clock Input Rise		5	15		_	
or Fall Time,		10	5	-	-	μs –
trcl. tfcl		15	5	-	_	
					100	
Minimum Desse Dulas Mish A		5		60 25	120 50	
Minimum Reset Pulse With, t _W		10 15		25 20	40	ns
		5		100	200	
Minimum Data Setup Time, t _S		5 10	-	40	200 80	ns
minimum bata betap rime, is		15		30	60	
Minimum Data Input Dischla		5	-	90	180	
Minimum Data Input Disable		10	_	50	100	ns
Setup Time to						
Setup Time, t _S		15	-	35	70	

DYNAMIC ELECTRICAL CHARACTERISTICS at T_A = 25⁰C, Input t_r,t_f = 20 ns, the state of the




Anti-Antonio State Stat




- . ~ . .

n tra Jacobia Jacobia Jacobia

· ·






+

Fig.11 - Quiescent device current test circuit.





CD4076B Types

STATIC ELECTRICAL CHARACTERISTICS

CHARACTER-	CONI	NS	LIMITS AT INDICATED TEMPERATURES (°C)						UNITS			
ISTIC	Vo	VIN	VDD						+25			
	(V) :	(V)	(V)	-55	40	+85	+125	Min.	Тур.	Max.	1	
Quiescent Device	. .	0,5	5	5	5	150	150		0.04	5		
Current,	-	0,10	10	10	10	300	300	-	0.04	10		
IDD Max.		0,15	15	20	20	600	600	·	0.04	20	μA	
	-	0,20	20	100	100	3000	3000	-	0.08	100	1	
Output Low	0.4	0,5	5	0.64	0.61	0.42	0.36	0.51	1	-		
(Sink) Current	0,5	0,10	10	1.6	1.5	1.1	0.9	1.3	2.6			
10L Min.	1.5	0,15	15	4.2	4	2.8	2.4	34	6.8	-	1	
Output High (Source) Current, IOH Min.	4.6	0,5	5	-0.64	-0.61	-0.42	-0.36	-0.51	-1	T	mA	
	2,5	0,5	5	-2	-1.8	-1.3	-1.15	-1.6	-3.2	-		
	9.5	0,10	10	-1.6	-1.5	1.1	-0.9	-1.3	-2.6	-		
	13.5	0,15	15	-4.2	-4	-2.8	-2.4	3.4	-6.8	-		
Output Voltage:	-	0,5	5.	0.05 - 0 0.05						0.05		
Low-Level,	_	0,10	10		0	.05		_	0	0.05	v	
VOL Max		0,15	15		0	.05			0	0.05		
Output Voltage:	_	0,5	5		4	95		4.95	5	-	v	
High-Level,	_	0,10	10		9	95		9.95	10	-		
VOH Min.		0,15	15		14	.95		14.95	15	-		
Input Low	0.5, 4.5	-	5		1	.5			_	1.5		
Voltage,	1, 9		10			3		_	-	3		
VIL Max.	1.5,13.5	_	15			4		-	—	4		
Input High	0.5, 4.5		5		3	.5		3.5		-	V .	
Voltage,	1, 9	_	10			7		7		_		
VIH Min.	1.5,13.5	~	15		1	1		11	_	-		
Input Current IIN Max.		0,18	18	±0.1	±0.1	±1	±1	-	±10 ⁻⁵	±0.1	μA	
3-State Output Leakage Current IOUT Max	0,18	0,18	18	±0.4	±0.4	±12	±12	-	±104	±0.4	μA	




Fig.9 - Typical maximum clock input frequency vs. supply voltage.





Fig. 10 — Typical dynamic power dissipation vs. frequency.



Dimensions and pad layout for CD4076BH

1

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10^{-3} inch) .



PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
CD4076BE	ACTIVE	PDIP	Ν	16	25	Pb-Free (RoHS)	CU NIPDAU	Level-NC-NC-NC
CD4076BF	ACTIVE	CDIP	J	16	1	TBD	Call TI	Level-NC-NC-NC
CD4076BF3A	ACTIVE	CDIP	J	16	1	TBD	Call TI	Level-NC-NC-NC
CD4076BM	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD4076BM96	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD4076BM96E4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD4076BME4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD4076BMT	ACTIVE	SOIC	D	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD4076BMTE4	ACTIVE	SOIC	D	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD4076BNSR	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD4076BNSRE4	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD4076BPW	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD4076BPWE4	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD4076BPWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD4076BPWRE4	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on

PACKAGE OPTION ADDENDUM



incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

J (R-GDIP-T**) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- \triangle The 20 pin end lead shoulder width is a vendor option, either half or full width.



D (R-PDSO-G16)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-012 variation AC.



MECHANICAL DATA

PLASTIC SMALL-OUTLINE PACKAGE

0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 \bigcirc Gage Plane ₽ 0,25 7 1 1,05 0,55 0°-10° Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS ** 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G**)

14-PINS SHOWN

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



MECHANICAL DATA

MTSS001C - JANUARY 1995 - REVISED FEBRUARY 1999

PW (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

14 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address:

Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2005, Texas Instruments Incorporated