

Data sheet acquired from Harris Semiconductor SCHS029C – Revised October 2003

CMOS Quad AND/OR Select Gate

High-Voltage Types (20-Volt Rating)


CD4019B types consist of four AND/OR select gate configurations, each consisting of two 2-input AND gates driving a single 2-input OR gate. Selection is accomplished by control bits K_a and K_b . In addition to selection of either channel A or channel B information, the control bits can be applied simultaneously to accomplish the logical A + B function.

The CD4019B types are supplied in 16-lead hermetic dual-in-line ceramic packages (F3A suffix), 16-lead dual-in-line plastic packages (E suffix), 16-lead small-outline packages (M, M96, MT, and NSR suffixes), and 16-lead thin shrink small-outline packages (PW and PWR suffixes).

CD4019B Types

Features:

- Medium-speed operation
- \cdots tpHL = tpLH = 60 ns (typ.) at CL = 50 pF, VDD = 10 V
- Standardized, symmetrical output characteristics
- 100% tested for quiescent current at 20 V
- 5-V, 10-V, and 15-V parametric ratings
- Meets all requirements of JEDEC Tentative Standard
 No. 138, "Standard Specifications for Description of 'B'
 Series CMOS Devices"
- Maximum input current of 1 μA at 18 V over full package-temperature range; 100 nA at 18 V and 25°C
- Noise margin (full package-temperature range) = 1 V at V_{DD} = 5 V 2 V at V_{DD} = 10 V 2.5 V at V_{DD} = 15 V



Applications:

- AND-OR select gating
- Shift-right/shift-left registers
- True/complement selection
- AND/OR/Exclusive-OR selection

MAXIMUM RATINGS, Absolute-Maximum Values:

 DC SUPPLY-VOLTAGE RANGE, (VDD)
 -0.5V to +20V


 Voltages referenced to VSS Terminal)
 -0.5V to +20V

 INPUT VOLTAGE RANGE, ALL INPUTS
 -0.5V to VDD +0.5V

 DC INPUT CURRENT, ANY ONE INPUT
 ±10mA

 POWER DISSIPATION PER PACKAGE (PD):

TERMINAL DIAGRAM Top View



TRUTH TABLE

Ka	Kb	An,	Bn	Dn]]]]]]]
110	0 0 1	1 0 X	X X	1 0 1	100		*Ka (9)- * Nb (4)-		V _{DD} Vss	V _{DD} • 16 Vss • 8	V _{DD} * 16 Vss - 8	V _{DD} *16 Vss - 8
0 1 1	0 1 1	X O	0 X 0	0 0			* A4 (15)-	- [-				*44 (5)
1	1	1	0	1			*84 ①-					3°
X	= Do	n't C	are		_	V _{DD}		T .00 = 4	→ VDD SIMILAR	CIPCUITS.	VDD SIMILAR D3	V _{DD} *A3 ② TO 3 MORE SIMILAR D3 CIRCUITS.
			•			-	*B3 ③-	*A2 ④	*B3 (3)- *A2 (4)-	*A2 (4)—	*83 (3)— *A2 (4)— —(1) _{D2}	*83 (3)— *A2 (4)— —(1) _{D2}
			* INP	UTS P		V _{SS} ROTECTED ROTECTION	*B2 3	T ~	T ~	T ~	T 5	T 5
			NE BY	CMOS	K	PROTECTION	PROTECTION * BI (7-	PROTECTION * BI 7-	PROTECTION *BI ?—	PROTECTION *BI (7-	PROTECTION *BI ()—	PROTECTION *BI ()—

Fig. 1-Logic diagram.

RECOMMENDED OPERATING CONDITIONS

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	V _{DD} (V)	Min.	Max.	Units
Supply Voltage Range (For T _A = Full Package Temperature Range)	-	3	18	>

92CS - 35272

CD4019B Types

STATIC ELECTRICAL CHARACTERISTICS

CHARAC-	CON	OITIO	NS	LIMITS AT INDICATED TEMPERATURES (°C)								
TERISTIC	v _O	VIN	V _{DD}						:	Ť		
	(V)	(V)	(V)	-55	-40	+85	+125	Min.	Тур.	Max.	S	
Quiescent		0,5	5	1	1	30	30	_	0.02	1 1		
Device	-	0,10	10	2	2	60	60		0.02	2	μΑ	
Current, I _{DD}		0,15	15	4	4	120	120		0.02	4		
Max.		0,20	20	20	20	600	600	·· ·· — ·	0.04	20	1	
Output Low (Sink)	0.4	0,5	5	0.64	0.61	0.42	0.36	0.51	1			
Current	0.5	0,10	10	1.6	1.5	1.1	0.9	1.3	2.6	_	,	
OL Min.	1.5	0,15	15	4.2	4	2.8	2.4	3.4	6.8	_		
Output High	4.6	0,5	5	-0.64	-0.61	-0.42	-0.36	-0.51	-1		mA	
(Source)	2.5	0,5	5	-2	-1.8	-1.3	-1.15	-1.6	-3.2	-	1	
Current,	9.5	0,10	10	-1.6	-1.5	-1.1	-0.9	-1.3	-2.6		1	
IOH Min.	13.5	0,15	15	-4.2	-4	-2.8	-2.4	-3.4	-6.8		7	
Output Voltage:	-	0,5	5		0	.05			0	0.05		
Low-Level,		0,10	10		0	.05		-	0.05			
V _{OL} Max.		0,15	15		0	.05		_	0	0.05] _v	
Output Voltage:	_	0,5	5		4	.95	4.95	5	_	 		
High-Level,	_	0,10	10		9	.95	9.95	10	_			
V _{OH} Min.	-	0,15	15		14	.95	14.95	15	_]		
Input Low	0.5,4.5	_	5		1	.5		_	_	1.5		
Voltage,	1,9	1	10	_		3		_	_	3	1	
VIL Max.	1.5,13.5		15			4		_	-	4	_v	
Input High	0.5,4.5	ţ	5	3.5					_	_	*	
Voltage,	1,9	_	10			7	7	_	_			
V _{IH} Min.	1.5,13.5	-	15	11 11 -					-	- ,		
Input Current I _{IN} Max.	-	0,18	18	±0.1	±0.1	±1	±1	_	±10 ⁻⁵	±0.1	μΑ	




Fig. 2 — Typical output low (sink) current characteristics.




Fig. 3 — Minimum output low (sink) current characteristics.




Fig. 4 — Typical output high (source) current characteristics.




Fig. 5 — Minimum output high (source) current characteristics.




Fig. 6 — Typical transition time as a function of load capacitance.




Fig. 7 — Propagation delay time as a function of load capacitance.

CD4019B Types

DYNAMIC ELECTRICAL CHARACTERISTICS at T_A = 25°C, Input t_r, t_f = 20 ns, C_L = 50 pF, R_L = 200 k Ω

 							
			LIMITS				
CHARACTERISTIC	CONDITIO				UNITS		
	·	V _{DD} (V)	Min.	Тур.	Max.		
Proposition Dalay Times		5	-	150	300		
Propagation Delay Time; [†] PLH, [†] PHL		10		60	120	ns	
'PLH' 'PHL		15	_	50	100		
		5		100	200		
Transition Time;		10		50	100	ns	
tthl, ttlh		15	-	40	80]	
Input Capacitance, C _{IN}	All A and B Inputs		_	5	7.5	ρF	
put capacitaine, off	K _a and K _b Inputs		_	10	15	pF	




Fig. 8 — Typical dynamic power dissipation as a function of input frequency.




Fig. 9 — Dynamic power dissipation test circuit.

Fig. 10 — Quiescent device current test circuit.

Fig. 11 - Input voltage test circuit.

Fig. 12 - Input current test circuit.

TYPICAL APPLICATIONS




Fig. 13 - AND/OR select gating.




Fig. 14 - "Shift left/shift right" register.

TYPICAL APPLICATIONS (CONT'D)





Fig. 15 - AND/OR Exclusive-OR selector.

Fig. 16 - "True complement" selector.



Dimensions and pad layout for CD4019BH

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10^{-3} inch).







PACKAGING INFORMATION

CD4019BE	Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
CD4019BF ACTIVE CDIP J 16 1 TBD Call TI Level-NC-NC-NC	CD4019BE	ACTIVE	PDIP	N	16	25		CU NIPDAU	Level-NC-NC-NC
CD4019BF3A ACTIVE CDIP J 16 1 TBD Call TI Level-NC-NC-NC CD4019BM ACTIVE SOIC D 16 40 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM CD4019BM96 ACTIVE SOIC D 16 2500 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM no Sb/Br) CD4019BM96E4 ACTIVE SOIC D 16 2500 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM no Sb/Br) CD4019BMT4 ACTIVE SOIC D 16 40 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM no Sb/Br) CD4019BMTE4 ACTIVE SOIC D 16 250 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM no Sb/Br) CD4019BNSR ACTIVE SOIC D 16 250 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM no Sb/Br) CD4019BNSR ACTIVE SO NS 16 2000 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM no Sb/Br) CD4019BPWE4 ACTIVE TSSOP PW 16 90	CD4019BEE4	ACTIVE	PDIP	N	16	25		CU NIPDAU	Level-NC-NC-NC
CD4019BM	CD4019BF	ACTIVE	CDIP	J	16	1	TBD	Call TI	Level-NC-NC-NC
CD4019BM96	CD4019BF3A	ACTIVE	CDIP	J	16	1	TBD	Call TI	Level-NC-NC-NC
CD4019BM96E4	CD4019BM	ACTIVE	SOIC	D	16	40	`	CU NIPDAU	Level-1-260C-UNLIM
CD4019BME4	CD4019BM96	ACTIVE	SOIC	D	16	2500	,	CU NIPDAU	Level-1-260C-UNLIM
CD4019BMT	CD4019BM96E4	ACTIVE	SOIC	D	16	2500	,	CU NIPDAU	Level-1-260C-UNLIM
CD4019BMTE4	CD4019BME4	ACTIVE	SOIC	D	16	40	`	CU NIPDAU	Level-1-260C-UNLIM
CD4019BNSR	CD4019BMT	ACTIVE	SOIC	D	16	250		CU NIPDAU	Level-1-260C-UNLIM
CD4019BNSRE4 ACTIVE SO	CD4019BMTE4	ACTIVE	SOIC	D	16	250	,	CU NIPDAU	Level-1-260C-UNLIM
CD4019BPW ACTIVE TSSOP PW 16 90 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM no Sb/Br)	CD4019BNSR	ACTIVE	SO	NS	16	2000		CU NIPDAU	Level-1-260C-UNLIM
CD4019BPWE4	CD4019BNSRE4	ACTIVE	SO	NS	16	2000	,	CU NIPDAU	Level-1-260C-UNLIM
CD4019BPWR ACTIVE TSSOP PW 16 2000 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM no Sb/Br) CD4019BPWRE4 ACTIVE TSSOP PW 16 2000 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM no Sb/Br)	CD4019BPW	ACTIVE	TSSOP	PW	16	90	`	CU NIPDAU	Level-1-260C-UNLIM
no Sb/Br) CD4019BPWRE4 ACTIVE TSSOP PW 16 2000 Green (RoHS & CU NIPDAU Level-1-260C-UNLIM no Sb/Br)	CD4019BPWE4	ACTIVE	TSSOP	PW	16	90	`	CU NIPDAU	Level-1-260C-UNLIM
no Sb/Br)	CD4019BPWR	ACTIVE	TSSOP	PW	16	2000	,	CU NIPDAU	Level-1-260C-UNLIM
JM38510/05352BEA ACTIVE CDIP J 16 1 TRD CALLTI Level-NC-NC	CD4019BPWRE4	ACTIVE	TSSOP	PW	16	2000	,	CU NIPDAU	Level-1-260C-UNLIM
CINCOUTO/COOCEEE/	JM38510/05352BEA	ACTIVE	CDIP	J	16	1	TBD	Call TI	Level-NC-NC-NC

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



PACKAGE OPTION ADDENDUM

26-Sep-2005

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

14 LEADS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



D (R-PDSO-G16)

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-012 variation AC.



MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



PW (R-PDSO-G**)

14 PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2005, Texas Instruments Incorporated