


Regulating Pulse Width Modulator

FEATURES

- 8 To 35V Operation
- 5V Reference Trimmed To ±1%
- 1Hz To 400kHz Oscillator Range
- Dual 100mA Source/Sink Outputs
- Digital Current Limiting
- Double Pulse Suppression
- Programmable Deadtime
- Under-Voltage Lockout
- Single Pulse Metering
- Programmable Soft-Start
- Wide Current Limit Common Mode Range
- TTL/CMOS Compatible Logic Ports
- Symmetry Correction Capability
- Guaranteed 6 Unit Synchronization

DESCRIPTION

The UC1526 is a high performance monolithic pulse width modulator circuit designed for fixed-frequency switching regulators and other power control applications. Included in an 18-pin dual-in-line package are a temperature compensated voltage reference, sawtooth oscillator, error amplifier, pulse width modulator, pulse metering and setting logic, and two low impedance power drivers. Also included are protective features such as soft-start and under-voltage lockout, digital current limiting, double pulse inhibit, a data latch for single pulse metering, adjustable deadtime, and provision for symmetry correction inputs. For ease of interface, all digital control ports are TTL and B-series CMOS compatible. Active LOW logic design allows wired-OR connections for maximum flexibility. This versatile device can be used to implement single-ended or push-pull switching regulators of either polarity, both transformerless and transformer coupled. The UC1526 is characterized for operation over the full military temperature range of -55°C to +125°C. The UC2526 is characterized for operation from -25°C to +85°C, and the UC3526 is characterized for operation from 0° to +70°C.



BLOCK DIAGRAM

UC1526 UC2526 UC3526

ABSOLUTE MAXIMUM RATINGS (Note 1, 2)

Input Voltage (+VIN) +40V
Collector Supply Voltage (+Vc) +40V
Logic Inputs
Analog Inputs
Source/Sink Load Current (each output) 200mA
Reference Load Current 50mA
Logic Sink Current 15mA
Power Dissipation at TA = +25°C (Note 2) 1000mW
Power Dissipation at Tc = +25°C (Note 2) 3000mW
Operating Junction Temperature +150°C
Storage Temperature Range
Lead Temperature (soldering, 10 seconds) +300°C
Note 1: Values beyond which damage may occur.
Note 2: Consult packaging section of databook for thermal


limitations and considerations of package.

CONNECTION DIAGRAMS

RECOMMENDED OPERATING CONDITIONS (Note 3)

Input Voltage+8V to +35V
Collector Supply Voltage +4.5V to +35V
Sink/Source Load Current (each output) 0 to 100mA
Reference Load Current 0 to 20mA
Oscillator Frequency Range 1Hz to 400kHz
Oscillator Timing Resistor $\dots \dots 2k\Omega$ to $150k\Omega$
Oscillator Timing Capacitor 1nF to 20µF
Available Deadtime Range at 40kHz 3% to 50%
Operating Ambient Temperature Range
UC1526
UC252625°C to +85°C
UC35260°C to +70°C
Note 3: Range over which the device is functional and

parameter limits are guaranteed.



ELECTRICAL CHARACTERISTICS: +VIN = 15V, and over operating ambient temperature, unless otherwise specified, TA = TJ.

PARAMETER	TEST CONDITIONS	UC1	UC1526 / UC2526			UC3526		
		MIN	TYP	MAX	MIN	TYP	MAX	
Reference Section (Note 4)								
Output Voltage	TJ = + 25°C	4.95	5.00	5.05	4.90	5.00	5.10	V
Line Regulation	+VIN = 8 to 35V		10	20		10	30	mV
Load Regulation	I∟ = 0 to 20mA		10	30		10	50	mV
Temperature Stability	Over Operating TJ		15	50		15	50	mV
Total Output Voltage Range	Over Recommended Operating Conditions	4.90	5.00	5.10	4.85	5.00	5.15	V
Short Circuit Current	VREF = 0V	25	50	100	25	50	100	mA
Under -Voltage Lockout								
RESET Output Voltage	VREF = 3.8V		0.2	0.4		0.2	0.4	V
	Vref = 4.8V	2.4	4.8		2.4	4.8		V

Note 4: $I_L = 0mA$.

ELECTRICAL CHARACTERISTICS: +VIN = 15V, and over operating ambient temperature, unless otherwise specified, TA = TJ.

PARAMETER	TEST CONDITIONS	UC1526 / UC2526			UC3526			UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	
Oscillator Section (Note 5)								
Initial Accuracy	TJ = + 25°C		±3	±8		±3	±8	%
Voltage Stability	+VIN = 8 to 35V		0.5	1		0.5	1	%
Temperature Stability	Over Operating TJ		7	10		3	5	%
Minimum Frequency	Rτ = 150kΩ, Cτ = 20μF			1			1	Hz
Maximum Frequency	$RT = 2k\Omega$, $CT = 1.0nF$	400			400			kHz
Sawtooth Peak Voltage	+VIN = 35V		3.0	3.5		3.0	3.5	V
Sawtooth Valley Voltage	+VIN = 8V	0.5	1.0		0.5	1.0		V
Error Amplifier Section (Note 6)								
Input Offset Voltage	Rs≤2kΩ		2	5		2	10	mV
Input Bias Current			-350	-1000		-350	-2000	nA
Input Offset Current			35	100		35	200	nA
DC Open Loop Gain	$R_L \ge 10M\Omega$	64	72		60	72		dB
HIGH Output Voltage	VPIN1-VPIN2 ≥ 150mV, ISOURCE = 100µA	3.6	4.2		3.6	4.2		V
LOW Output Voltage	VPIN2-VPIN1 ≥ 150mV, ISINK = 100µA		0.2	0.4		0.2	0.4	V
Common Mode Rejection	Rs≤12kΩ	70	94		70	94		dB
Supply Voltage Rejection	+VIN = 12 to 18V	66	80		66	80		dB
PWM Comparator (Note 5)	•			•			*	•
Minimum Duty Cycle	VCOMPENSATION = $+0.4V$			0			0	%
Maximum Duty Cycle	VCOMPENSATION = $+3.6V$	45	49		45	49		%
Digital Ports (SYNC, SHUTDOWN,	and RESET)							
HIGH Output Voltage	ISOURCE =40µA	2.4	4.0		2.4	4.0		V
LOW Output Voltage	Isink = 3.6mA		0.2	0.4		0.2	0.4	V
HIGH Input Current	VIH = +2.4V		-125	-200		-125	-200	μA
LOW Input Current	VIL = +0.4V		-225	-360		-225	-360	μA
Current Limit Comparator (Note 7))			1			1	•
Sense Voltage	$Rs \le 50\Omega$	90	100	110	80	100	120	mV
Input Bias Current			-3	-10		-3	-10	μA
Soft-Start Section				I			ł	
Error Clamp Voltage	$\overline{RESET} = +0.4V$		0.1	0.4		0.1	0.4	V
Cs Charging Current	RESET =+2.4V	50	100	150	50	100	150	μA
Output Drivers (Each Output) (Not	te 8)			I			ł	
HIGH Output Voltage	ISOURCE = 20mA	12.5	13.5		12.5	13.5		V
	ISOURCE = 100mA	12	13		12	13		V
LOW Output Voltage	Isinκ = 20mA		0.2	0.3		0.2	0.3	V
	ISINK = 100mA		1.2	2.0		1.2	2.0	V
Collector Leakage	Vc = 40V		50	150		50	150	μA
Rise Time	CL = 1000 pF		0.3	0.6		0.3	0.6	μS
Fall Time	CL = 1000 pF		0.1	0.2		0.1	0.2	μS
Power Consumption (Note 9)				1			1	
Standby Current	SHUTDOWN = +0.4V		18	30		18	30	mA
,			-	1			-	

Note 4: $I_L = OmA$.

Note 5: Fosc = 40kHz (RT = 4.12k $\Omega \pm 1\%$, CT = 0.1 μ F $\pm 1\%$, RD = 0 Ω)

Note 6: VCM = 0 to +5.2V Note 8: VC = +15V

Note 9: $+V_{IN} = +35V$, $R_T = 4.12k\Omega$

APPLICATIONS INFORMATION

Voltage Reference

The reference regulator of the UC1526 is based on a temperature compensated zener diode. The circuitry is fully active at supply voltages above +8V, and provides up to 20mA of load current to external circuitry at +5.0V. In systems where additional current is required, an external PNP transistor can be used to boost the available current. A rugged low frequency audio-type transistor should be used, and lead lengths between the PWM and transistor should be as short as possible to minimize the risk of oscillations. Even so, some types of transistors may require collector-base capacitance for stability. Up to 1 amp of load current can be obtained with excellent regulation if the device selected maintains high current gain.




Figure 1. Extending Reference Output Current

Under-Voltage Lockout

The under-voltage lockout circuit protects the UC1526 and the power devices it controls from inadequate supply voltage, If +VIN is too low, the circuit disables the output drivers and holds the $\overrightarrow{\text{RESET}}$ pin LOW. This prevents spurious output pulses while the control circuitry is stabilizing, and holds the soft-start timing capacitor in a discharged state.

The circuit consists of a +1.2V bandgap reference and comparator circuit which is active when the reference voltage has risen to 3VBE or +1.8V at 25°C. When the reference voltage rises to approximately +4.4V, the circuit enables the output drivers and releases the RESET pin, allowing a normal soft-start. The comparator has 200mV of hysteresis to minimize oscillation at the trip point. When +VIN to the PWM is removed and the reference drops to +4.2V, the under-voltage circuit pulls RESET LOW again. The soft-start capacitor is immediately discharged, and the PWM is ready for another soft-start cycle.

The UC1526 can operate from a +5V supply by connecting the VREF pin to the +VIN pin and maintaining the supply between +4.8 and +5.2V.




Figure 2. Under-Voltage Lockout Schematic

Soft-Start Circuit

The soft-start circuit protects the power transistors and rectifier diodes from high current surges during power supply turn-on. When supply voltage is first applied to the UC1526, the under-voltage lockout circuit holds RESET LOW with Q3. Q1 is turned on, which holds the soft-start capacitor voltage at zero. The second collector of Q1 clamps the output of the error amplifier to ground, guaranteeing zero duty cycle at the driver outputs. When the supply voltage reaches normal operating range, RESET will go HIGH. Q1 turns off, allowing the internal 100mA current source to charge Cs. Q2 clamps the error amplifier output to 1VBE above the voltage on Cs. As the soft-start voltage ramps up to +5V, the duty cycle of the PWM linearly increases to whatever value the voltage regulation loop requires for an error null.




Figure 3. Soft-Start Circuit Schematic

Digital Control Ports

The three digital control ports of the UC1526 are bi-directional. Each pin can drive TTL and 5V CMOS logic directly, up to a fan-out of 10 low-power Schottky gates. Each pin can also be directly driven by open-collector

APPLICATIONS INFORMATION (cont.)

TTL, open-drain CMOS, and open-collector voltage comparators; fan-in is equivalent to 1 low-power Schottky gate. Each port is normally HIGH; the pin is pulled LOW to activate the particular function. Driving SYNC LOW initiates a discharge cycle in the oscillator. Pulling SHUTDOWN LOW immediately inhibits all PWM output pulses. Holding RESET LOW discharges the soft-start capacitor. The logic threshold is +1.1V at +25°C. Noise immunity can be gained at the expense of fan-out with an external 2k pull-up resistor to +5V.




Figure 4. Digital Control Port Schematic

Oscillator

The oscillator is programmed for frequency and dead time with three components: RT, CT and RD. Two waveforms are generated: a sawtooth waveform at pin 10 for pulse width modulation, and a logic clock at pin 12. The following procedure is recommended for choosing timing values:

1. With RD = 0 (pin 11 shorted to ground) select values for RT and CT from Figure 7 to give the desired oscillator period. Remember that the frequency at each driver output is half the oscillator frequency, and the frequency at the +Vc terminal is the same as the oscillator frequency.

2. If more dead time is required, select a large value of RD. At 40kHz dead time increases by $400ns/\Omega$.

3. Increasing the dead time will cause the oscillator frequency to decrease slightly. Go back and decrease the value of RT slightly to bring the frequency back to the nominal design value.

The UC1526 can be synchronized to an external logic clock by programming the oscillator to free-run at a frequency 10% slower than the sync frequency. A periodic LOW logic pulse approximately 0.5μ s wide at the SYNC pin will then lock the oscillator to the external frequency.

Multiple devices can be synchronized together by programming one master unit for the desired frequency and then sharing its sawtooth and clock waveforms with the slave units. All CT terminals are connected to the CT pin of the master, and all \overrightarrow{SYNC} terminals are likewise connected to the \overrightarrow{SYNC} pin of the master. Slave RT terminals are left open or connected to VREF. Slave RD terminals may be either left open or grounded.

Error Amplifier

The error amplifier is a transconductance design, with an output impedance of $2M\Omega$. Since all voltage gain takes place at the output pin, the open-loop gain/frequency characteristics can be controlled with shunt reactance to ground. When compensated for unity-gain stability with 100pF, the amplifier has an open-loop pole at 800Hz.

The input connections to the error amplifier are determined by the polarity of the switching supply output voltage. For positive supplies, the common-mode voltage is +5.0V and the feedback connections in Figure 6A are used. With negative supplies, the common-mode voltage is ground and the feedback divider is connected between the negative output and the +5.0V reference voltage, as shown in Figure 6B.

Output Drivers

The totem-pole output drivers of the UC1526 are designed to source and sink 100mA continuously and 200mA peak. Loads can be driven either from the output pins 13 and 16, or from the +Vc, as required.

Since the bottom transistor of the totem-pole is allowed to saturate, there is a momentary conduction path from the +Vc terminal to ground during switching. To limit the resulting current spikes a small resistor in series with pin 14 is always recommended. The resistor value is determined by the driver supply voltage, and should be chosen for 200mA peak currents.






Figure 5. Oscillator Connections and Waveforms

UC1526 UC2526 UC3526

D1, D2 1N5819





+15V O-

10 Ω

10 Ω

D2

D1

Figure 8. Single-Ended Configuration

(14)

UC1526


Gnd B


Figure 9. Driving N-channel Power Mosfets


(15)

Return O


Α +Vc









TYPICAL CHARACTERISTICS





UC1526 UC2526 UC3526


TYPICAL CHARACTERISTICS














UNITRODE INTEGRATED CIRCUITS 7 CONTINENTAL BLVD. • MERRIMACK, NH 03054 TEL. (603) 424-2410 • FAX (603) 424-3460

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated