

# FDN352AP Single P-Channel, PowerTrench® MOSFET

#### **Features**

- -1.3 A, -30V  $R_{DS(ON)} = 180 \text{ m}\Omega$  @  $V_{GS} = -10V$ -1.1 A, -30V  $R_{DS(ON)} = 300 \text{ m}\Omega$  @  $V_{GS} = -4.5V$
- High performance trench technology for extremely low R<sub>DS(ON)</sub>.
- High power version of industry Standard SOT-23 package. Identical pin-out to SOT-23 with 30% higher power handling capability.


### **Applications**


■ Notebook computer power management

#### **General Description**

This P-Channel Logic Level MOSFET is produced using Fairchild Semiconductor advanced Power Trench process that has been especially tailored to minimize the on-state resistance and yet maintain low gate charge for superior switching performance

These devices are well suited for low voltage and battery powered applications where low in-line power loss is needed in a very small outline surface mount package.





## **Absolute Maximum Ratings** $T_A = 25$ °C unless otherwise noted

Symbol	Parameter		Ratings	Units	
V <sub>DSS</sub>	Drain-Source Voltage		-30	V	
V <sub>GSS</sub>	Gate-Source Voltage		±25	V	
I <sub>D</sub>	Drain Current - Continuous	(Note 1a)	-1.3	А	
	- Pulsed		-10	1	
P <sub>D</sub>	Power Dissipation for Single Operation	(Note 1a)	0.5	W	
		(Note 1b)	0.46	1	
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Junction Temperature Range		-55 to +150	°C	
Thermal Cha	aracteristics				
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	(Note 1a)	250	°C/W	
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case	(Note 1)	75	7	

## **Package Marking and Ordering Information**

Device Marking	Device	Reel Size	Tape width	Quantity
52AP	FDN352AP	7"	8mm	3000 units

## **Electrical Characteristics** $T_A = 25$ °C unless otherwise noted

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Off Charac	cteristics			l	1	
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, I_D = -250 \mu\text{A}$	-30			V
$\frac{\Delta BV_{DSS}}{\Delta T_J}$	Breakdown Voltage Temperature Coefficient	$I_D = -250 \mu A$ , Referenced to 25°C		-17		mV/°C
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	$V_{DS} = -24 \text{ V}, V_{GS} = 0 \text{ V}$			-1	μА
I <sub>GSS</sub>	Gate-Body Leakage	$V_{GS} = \pm 25V, V_{DS} = 0 V$			±100	nA
On Charac	cteristics (Note 2)			•		
V <sub>GS(th)</sub>	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_{D} = -250 \mu\text{A}$	-0.8	-2.0	-2.5	V
$\frac{\Delta V_{\text{GS(th)}}}{\Delta T_J}$	Gate Threshold Voltage Temperature Coefficient	$I_D = -250 \mu A$ , Referenced to 25°C		4		mV/°C
R <sub>DS(on)</sub>	Static Drain–Source On–Resistance	$V_{GS} = -10 \text{ V}, I_D = -1.3 \text{ A}$ $V_{GS} = -4.5 \text{ V}, I_D = -1.1 \text{ A}$ $V_{GS} = -4.5 \text{ V}, I_D = -1.1 \text{ A}, T_J = 125^{\circ}\text{C}$		150 250 330	180 300 400	mΩ
9 <sub>FS</sub>	Forward Transconductance	$V_{DS} = -5 \text{ V}, I_{D} = -0.9 \text{ A}$		2.0		S
Dynamic (	Characteristics					
C <sub>iss</sub>	Input Capacitance	$V_{DS} = -15 \text{ V}, V_{GS} = 0 \text{ V}, f = 1.0 \text{ MHz}$		150		pF
C <sub>oss</sub>	Output Capacitance			40		pF
C <sub>rss</sub>	Reverse Transfer Capacitance	1		20		pF
Switching	Characteristics (Note 2)			•		
t <sub>d(on)</sub>	Turn-On Delay Time	$V_{DD} = -10 \text{ V}, I_{D} = -1 \text{ A},$		4	8	ns
t <sub>r</sub>	Turn-On Rise Time	$V_{GS} = -10 \text{ V}, R_{GEN} = 6 \Omega$		15	28	ns
t <sub>d(off)</sub>	Turn-Off Delay Time			10	18	ns
t <sub>f</sub>	Turn-Off Fall Time			1	2	ns
Qg	Total Gate Charge	$V_{DS} = -10V, I_{D} = -0.9 A,$		1.4	1.9	nC
Q <sub>gs</sub>	Gate-Source Charge	$V_{GS} = -4.5 \text{ V}$		0.5		nC
Q <sub>gd</sub>	Gate-Drain Charge			0.5		nC
Drain-Sou	rce Diode Characteristics and Maximum Ra	atings		•		
I <sub>S</sub>	Maximum Continuous Drain-Source Diode Fo	orward Current			-0.42	А
V <sub>SD</sub>	Drain-Source Diode Forward Voltage	$V_{GS} = 0 \text{ V}, I_S = -0.42 \text{ A}$ (Note 2)		-0.8	-1.2	V
t <sub>rr</sub>	Diode Reverse Recovery Time	$I_F = -3.9 \text{ A},$		17		ns
Q <sub>rr</sub>	Diode Reverse Recovery Charge	dI <sub>F</sub> /dt = 100 A/μs		7		nC

Notes:
 1. R<sub>0,IA</sub> is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. R<sub>0,IC</sub> is guaranteed by design while R<sub>0,CA</sub> is determined by the user's board design.

<sup>(</sup>a)  $R_{\theta JA} = 250^{\circ}C/W$  when mounted on a 0.02 in<sup>2</sup> pad of 2oz. copper.

<sup>(</sup>b)  $R_{\theta JA} = 270^{\circ} C/W$  when mounted on a 0.001 in<sup>2</sup> pad of 2oz. copper.

<sup>2.</sup> Pulse Test: Pulse Width < 300µs, Duty Cycle < 2.0%

## **Typical Characteristics**




Figure 1. On-Region Characteristics.




Figure 3. On-Resistance Variation with Temperature.




Figure 5. Transfer Characteristics.




Figure 2. On-Resistance Variation with Drain Current and Gate Voltage.




Figure 4. On-Resistance Variation with Gate-to-Source Voltage.






Figure 6. Body Diode Forward Voltage Variation with Source Current and Temperature.


## **Typical Characteristics**



 $\begin{array}{c} 200 \\ \hline \\ 150 \\ \hline \\ \\ C_{ISS} \\ \hline \\ C_{ISS} \\ \hline \\ C_{ISS} \\ \hline \\ C_{OSS} \\ C_{OSS} \\ \hline \\ C_{OSS} \\ \hline \\ C_{OSS} \\ C_{OSS} \\ \hline \\ C_{OSS} \\ C$ 

Figure 7. Gate Charge Characteristics.








Figure 9. Maximum Safe Operating Area.

Figure 10. Single Pulse Maximum Power Dissipation.




Figure 11. Transient Thermal Response Curve.

Thermal characterization performed using the conditions described in Note 1b. Transient thermal response will change depending on the circuit board design.

#### **TRADEMARKS**

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

$ACEx^{TM}$	FAST®	IntelliMAX™	РОР™	SPM™
ActiveArray™	FASTr™	ISOPLANAR™	Power247™	Stealth™
Bottomless™	FPS™	LittleFET™	PowerEdge™	SuperFET™
CoolFET™	FRFET™	MICROCOUPLER™	PowerSaver™	SuperSOT™-3
CROSSVOLT™	GlobalOptoisolator™	MicroFET™	PowerTrench®	SuperSOT™-6
DOME™	GTO™ .	MicroPak™	QFET®	SuperSOT™-8
EcoSPARK™	HiSeC™	MICROWIRE™	QS <sup>TM</sup>	SyncFET™
E <sup>2</sup> CMOS <sup>TM</sup>	I <sup>2</sup> C <sup>TM</sup>	MSX™	QT Optoelectronics™	TinyLogic <sup>®</sup>
EnSigna™	<i>i-Lo</i> ™	MSXPro™	Quiet Series™	TINYOPTO™
FACT™	ImpliedDisconnect™	$OCX^{TM}$	RapidConfigure™	TruTranslation™
FACT Quiet Series <sup>™</sup>		OCXPro <sup>™</sup>	RapidConnect™	UHC™
Across the board. Around the world.™ The Power Franchise® Programmable Active Droop™		OPTOLOGIC <sup>®</sup> OPTOPLANAR™ PACMAN™	µSerDes™ SILENT SWITCHER® SMART START™	UltraFET® UniFET™ VCX™

#### **DISCLAIMER**

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

#### **PRODUCT STATUS DEFINITIONS**

#### **Definition of Terms**

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.

Rev. I15